{"id":"https://openalex.org/W1981522573","doi":"https://doi.org/10.1145/1119772.1119936","title":"Cross talk driven placement","display_name":"Cross talk driven placement","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1981522573","doi":"https://doi.org/10.1145/1119772.1119936","mag":"1981522573"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084166458","display_name":"Jinan Lou","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Jinan Lou","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA","Synopsys, Inc. Mountain View, CA USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA USA","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100344294","display_name":"Wei Chen","orcid":"https://orcid.org/0000-0001-5090-9915"},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":false,"raw_author_name":"Wei Chen","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA","Synopsys, Inc. Mountain View, CA USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Inc. Mountain View, CA USA","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5084166458"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":1.0432,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.76563173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"735","last_page":"735"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.8175318241119385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.682494580745697},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.6017551422119141},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6000944972038269},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6000217199325562},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.4936998784542084},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.45914527773857117},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4482455849647522},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.44780078530311584},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4293980598449707},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41554978489875793},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.387734055519104},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3581717312335968},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.34166276454925537},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3129662275314331},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24263790249824524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17691850662231445},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16111040115356445},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.15674525499343872},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.12172827124595642}],"concepts":[{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.8175318241119385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.682494580745697},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.6017551422119141},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6000944972038269},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6000217199325562},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.4936998784542084},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.45914527773857117},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4482455849647522},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.44780078530311584},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4293980598449707},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41554978489875793},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.387734055519104},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3581717312335968},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.34166276454925537},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3129662275314331},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24263790249824524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17691850662231445},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16111040115356445},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.15674525499343872},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.12172827124595642},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C147789679","wikidata":"https://www.wikidata.org/wiki/Q11372","display_name":"Physical chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119936","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1667165204","https://openalex.org/W1984954427","https://openalex.org/W2079836299","https://openalex.org/W2105616993","https://openalex.org/W2107614318","https://openalex.org/W2108368155","https://openalex.org/W2121626067","https://openalex.org/W2136728320","https://openalex.org/W2150540901","https://openalex.org/W2167841124","https://openalex.org/W2942228371"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2132668926","https://openalex.org/W2070693700","https://openalex.org/W2743305891","https://openalex.org/W2908947570","https://openalex.org/W2078506771","https://openalex.org/W2099825670","https://openalex.org/W4229489461","https://openalex.org/W2380223518"],"abstract_inverted_index":{"Due":[0],"to":[1,15,38,47,87,105,147],"the":[2,16,65,89,107,125,130,151],"fast":[3],"shrinking":[4],"of":[5,20,33,35,129,142],"process":[6],"geometries,":[7],"signal":[8,42,49],"integrity":[9,43,50],"issues":[10],"are":[11],"becoming":[12],"increasingly":[13],"critical":[14],"performance":[17],"and":[18,57,127],"reliability":[19],"electronic":[21],"systems.":[22],"Traditional":[23],"post-layout":[24],"based":[25],"fixing":[26],"methodologies":[27],"quickly":[28],"break":[29],"down":[30],"when":[31],"hundreds":[32],"thousands":[34],"nets":[36],"need":[37],"be":[39,61],"tailored":[40],"for":[41],"concerns.":[44],"In":[45,68],"order":[46],"achieve":[48],"closure,":[51],"cross":[52,76,117],"talk,":[53],"electro-migration,":[54],"IR":[55],"drop":[56],"other":[58],"effects":[59],"must":[60],"addressed":[62],"earlier":[63],"in":[64,139,159],"design":[66,152],"cycle.":[67],"this":[69,97,123],"paper,":[70],"a":[71,82,140],"new":[72],"placement":[73,101,112,120,165],"algorithm":[74],"considering":[75],"talk":[77,118],"minimization":[78],"is":[79,85,103,154],"presented.":[80],"First,":[81],"probabilistic":[83],"technique":[84],"presented":[86],"estimate":[88],"coupling":[90,149],"capacitance":[91],"during":[92],"coarse":[93],"placement.":[94],"Based":[95],"on":[96,157],"technique,":[98],"an":[99],"effective":[100],"flow":[102],"introduced":[104],"remove":[106],"highly":[108],"coupled":[109],"spots":[110],"via":[111],"density":[113],"control.":[114],"By":[115],"addressing":[116],"at":[119],"level":[121],"with":[122,161],"algorithm,":[124],"value":[126],"count":[128],"highest":[131],"post":[132],"route":[133],"peak":[134],"noise":[135],"were":[136],"successfully":[137],"reduced":[138,148],"set":[141],"industrial":[143],"benchmarks.":[144],"Furthermore,":[145],"due":[146],"capacitance,":[150],"speed":[153],"8%":[155],"faster":[156],"average":[158],"comparison":[160],"traditional":[162],"timing-driven,":[163],"congestion-aware":[164],"flow.":[166]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}