{"id":"https://openalex.org/W2072542815","doi":"https://doi.org/10.1145/1119772.1119934","title":"Congestion driven incremental placement algorithm for standard cell layout","display_name":"Congestion driven incremental placement algorithm for standard cell layout","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2072542815","doi":"https://doi.org/10.1145/1119772.1119934","mag":"2072542815"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033374865","display_name":"Zhuoyuan Li","orcid":"https://orcid.org/0000-0001-6105-6540"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhuoyuan Li","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085963115","display_name":"Wei\u2010Min Wu","orcid":"https://orcid.org/0000-0001-5244-0655"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weimin Wu","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111768666","display_name":"Xianlong Hong","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianlong Hong","raw_affiliation_strings":["Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science & Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033374865"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":2.124,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.87306461,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"723","last_page":"723"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9896000027656555,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7129966020584106},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6507198214530945},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.6099251508712769},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.5850678086280823},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5777645707130432},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.5432506799697876},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.49131813645362854},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4846249520778656},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.45340269804000854},{"id":"https://openalex.org/keywords/network-congestion","display_name":"Network congestion","score":0.45273441076278687},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19282492995262146},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.162187397480011},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.15325862169265747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.08922478556632996},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.06581881642341614}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7129966020584106},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6507198214530945},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.6099251508712769},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.5850678086280823},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5777645707130432},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.5432506799697876},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.49131813645362854},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4846249520778656},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.45340269804000854},{"id":"https://openalex.org/C195563490","wikidata":"https://www.wikidata.org/wiki/Q180368","display_name":"Network congestion","level":3,"score":0.45273441076278687},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19282492995262146},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.162187397480011},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.15325862169265747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.08922478556632996},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.06581881642341614},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119934","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119934","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.3821","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.3821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/08b_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1771324583","https://openalex.org/W1980746862","https://openalex.org/W2048796234","https://openalex.org/W2056569286","https://openalex.org/W2076489945","https://openalex.org/W2079836299","https://openalex.org/W2085502236","https://openalex.org/W2103848222","https://openalex.org/W2114348377","https://openalex.org/W2116021187","https://openalex.org/W2162641043","https://openalex.org/W2293356837"],"related_works":["https://openalex.org/W2156550631","https://openalex.org/W2113835289","https://openalex.org/W2892220642","https://openalex.org/W3151522584","https://openalex.org/W4285278887","https://openalex.org/W2995925505","https://openalex.org/W2365237642","https://openalex.org/W3116484972","https://openalex.org/W2941986668","https://openalex.org/W4232431455"],"abstract_inverted_index":{"Abstract":[0],"Congestion":[1,35],"minimization":[2],"is":[3,29,37,56],"the":[4,65,75,84,87],"least":[5],"understood":[6],"in":[7],"placement":[8,22,89,99],"objectives,":[9],"however,":[10],"it":[11],"models":[12],"routability":[13],"most":[14],"accurately.":[15],"In":[16],"this":[17],"paper,":[18],"a":[19,40,45],"new":[20,41],"incremental":[21,98],"algorithm":[23,76],"C-ECOP":[24],"for":[25],"standard":[26,96],"cell":[27,60],"layout":[28],"presented":[30],"to":[31,58],"reduce":[32,79],"routing":[33,42,80],"congestion.":[34],"estimation":[36],"based":[38],"on":[39],"model":[43],"and":[44,63,82],"more":[46],"accurate":[47],"cost":[48],"function.":[49],"An":[50],"integer":[51],"linear":[52],"programming":[53],"(ILP)":[54],"problem":[55],"formulated":[57],"determine":[59],"flow":[61],"direction":[62],"avoid":[64],"conflictions":[66],"between":[67],"adjacent":[68],"congestion":[69,81],"areas.":[70],"Experimental":[71],"results":[72],"show":[73],"that":[74],"can":[77],"considerably":[78],"preserve":[83],"performance":[85],"of":[86],"initial":[88],"with":[90],"high":[91],"speed.":[92],"Key":[93],"words:":[94],"congestion,":[95],"cell,":[97],"1.":[100]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}