{"id":"https://openalex.org/W2026405901","doi":"https://doi.org/10.1145/1119772.1119917","title":"Design flow and methodology for 50M gate ASIC","display_name":"Design flow and methodology for 50M gate ASIC","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2026405901","doi":"https://doi.org/10.1145/1119772.1119917","mag":"2026405901"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119917","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052600201","display_name":"Alok Mehrotra","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Alok Mehrotra","raw_affiliation_strings":["Magma Design Automation Inc., Cupertino, CA","Magma Design Automation, Inc., Cupertino, CA"],"affiliations":[{"raw_affiliation_string":"Magma Design Automation Inc., Cupertino, CA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation, Inc., Cupertino, CA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079593761","display_name":"Lukas van Ginneken","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lukas van Ginneken","raw_affiliation_strings":["Magma Design Automation Inc., Cupertino, CA","Magma Design Automation, Inc., Cupertino, CA"],"affiliations":[{"raw_affiliation_string":"Magma Design Automation Inc., Cupertino, CA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation, Inc., Cupertino, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067409407","display_name":"Yatin Trivedi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yatin Trivedi","raw_affiliation_strings":["Magma Design Automation Inc., Cupertino, CA","Magma Design Automation, Inc., Cupertino, CA"],"affiliations":[{"raw_affiliation_string":"Magma Design Automation Inc., Cupertino, CA","institution_ids":[]},{"raw_affiliation_string":"Magma Design Automation, Inc., Cupertino, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5052600201"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0624,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.77547769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"640","last_page":"640"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.8726919889450073},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388268113136292},{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.6836550235748291},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6306886672973633},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5778189897537231},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4744207262992859},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4668335020542145},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44747301936149597},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.43669524788856506},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4345531463623047},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41912150382995605},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4164862632751465},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.4158822000026703},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3285071551799774},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3204050362110138},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15418237447738647},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14745312929153442},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.14352816343307495},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.12604016065597534}],"concepts":[{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.8726919889450073},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388268113136292},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.6836550235748291},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6306886672973633},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5778189897537231},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4744207262992859},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4668335020542145},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44747301936149597},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.43669524788856506},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4345531463623047},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41912150382995605},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4164862632751465},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.4158822000026703},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3285071551799774},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3204050362110138},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15418237447738647},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14745312929153442},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.14352816343307495},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.12604016065597534}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119917","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119917","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.5377","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.5377","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/07b_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2031125558","https://openalex.org/W2041210719","https://openalex.org/W2063693334","https://openalex.org/W2105827586","https://openalex.org/W2107808645","https://openalex.org/W2116656115","https://openalex.org/W2117271384","https://openalex.org/W2122394662","https://openalex.org/W2122724240","https://openalex.org/W2124105148","https://openalex.org/W2128372503","https://openalex.org/W2144917103","https://openalex.org/W2151100248","https://openalex.org/W2156951827","https://openalex.org/W2159860119","https://openalex.org/W2162365765","https://openalex.org/W2164089037","https://openalex.org/W2167612314","https://openalex.org/W2167735718","https://openalex.org/W2914309308","https://openalex.org/W3141589993"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2070693700","https://openalex.org/W2743305891","https://openalex.org/W2908947570","https://openalex.org/W2078506771","https://openalex.org/W4386159452","https://openalex.org/W2092972345","https://openalex.org/W2374651972","https://openalex.org/W4309227549"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,23,51],"methodology":[4,16,28],"for":[5,11],"full":[6],"chip":[7],"RTL":[8],"timing":[9],"closure":[10],"very":[12],"large":[13],"ASIC's.":[14],"The":[15,27],"is":[17,29],"based":[18,30],"on":[19,31],"the":[20,32,42,46],"concept":[21],"of":[22,35,50],"\"Silicon":[24],"Virtual":[25],"Prototype\".":[26],"scalable":[33],"technique":[34],"clustering":[36],"and":[37,40],"cluster":[38],"placement":[39],"leverages":[41],"tight":[43],"integration":[44],"between":[45],"algorithms":[47],"by":[48],"means":[49],"common,":[52],"unified":[53],"data":[54],"model.":[55]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}