{"id":"https://openalex.org/W2093385602","doi":"https://doi.org/10.1145/1119772.1119916","title":"Silicon virtual prototyping","display_name":"Silicon virtual prototyping","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2093385602","doi":"https://doi.org/10.1145/1119772.1119916","mag":"2093385602"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067297162","display_name":"Wei-Jin Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei-Jin Dai","raw_affiliation_strings":["Cadence Design Systems, Inc","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112826183","display_name":"Dennis J.-H. Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Huang","raw_affiliation_strings":["Cadence Design Systems, Inc","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001591873","display_name":"Chin-Chih Chang","orcid":"https://orcid.org/0000-0001-8752-4859"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chin-Chih Chang","raw_affiliation_strings":["Cadence Design Systems, Inc","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022669500","display_name":"M. Courtoy","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michel Courtoy","raw_affiliation_strings":["Cadence Design Systems, Inc","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5067297162"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.0432,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77981744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"635","last_page":"635"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8941431045532227},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7183904647827148},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6792221069335938},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6688008308410645},{"id":"https://openalex.org/keywords/front-and-back-ends","display_name":"Front and back ends","score":0.6161850094795227},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.5939584374427795},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5370904803276062},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45595669746398926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45186784863471985},{"id":"https://openalex.org/keywords/iterative-design","display_name":"Iterative design","score":0.4488829970359802},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4467924237251282},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.4440630078315735},{"id":"https://openalex.org/keywords/process-design","display_name":"Process design","score":0.42799943685531616},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4147523045539856},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.39513418078422546},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.2832682132720947},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.23107224702835083},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.18126577138900757},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17431578040122986},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16989126801490784},{"id":"https://openalex.org/keywords/work-in-process","display_name":"Work in process","score":0.12719672918319702}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8941431045532227},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7183904647827148},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6792221069335938},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6688008308410645},{"id":"https://openalex.org/C53016008","wikidata":"https://www.wikidata.org/wiki/Q620167","display_name":"Front and back ends","level":2,"score":0.6161850094795227},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.5939584374427795},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5370904803276062},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45595669746398926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45186784863471985},{"id":"https://openalex.org/C106246047","wikidata":"https://www.wikidata.org/wiki/Q4928435","display_name":"Iterative design","level":3,"score":0.4488829970359802},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4467924237251282},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.4440630078315735},{"id":"https://openalex.org/C55396564","wikidata":"https://www.wikidata.org/wiki/Q3084971","display_name":"Process design","level":3,"score":0.42799943685531616},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4147523045539856},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.39513418078422546},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.2832682132720947},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.23107224702835083},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.18126577138900757},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17431578040122986},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16989126801490784},{"id":"https://openalex.org/C174998907","wikidata":"https://www.wikidata.org/wiki/Q357662","display_name":"Work in process","level":2,"score":0.12719672918319702},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C2778648169","wikidata":"https://www.wikidata.org/wiki/Q967768","display_name":"Compatibility (geochemistry)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119916","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1491093261","https://openalex.org/W1526797733","https://openalex.org/W1987786682","https://openalex.org/W2008011539","https://openalex.org/W2069050196","https://openalex.org/W2241855467","https://openalex.org/W3000171651"],"related_works":["https://openalex.org/W1996847729","https://openalex.org/W2059100687","https://openalex.org/W2086408809","https://openalex.org/W1963811688","https://openalex.org/W3015414207","https://openalex.org/W2376279167","https://openalex.org/W2144351752","https://openalex.org/W2130639977","https://openalex.org/W2038214227","https://openalex.org/W2989640836"],"abstract_inverted_index":{"A":[0],"design":[1,30,67,80,129],"methodology":[2,15],"for":[3],"the":[4,19,28,40,45,56,63,75,84,99,102,118,120,128],"implementation":[5,68],"of":[6,21,39,101],"multi-million":[7],"gate":[8],"system-on-chip":[9],"designs":[10],"is":[11,16,34,123],"described.":[12],"The":[13,32,59,93,110],"new":[14],"based":[17],"on":[18],"creation":[20],"a":[22,37,89],"silicon":[23,94],"virtual":[24,95],"prototype":[25,33,61,96],"early":[26,126],"in":[27,36,127,132],"back-end":[29,47,108],"process.":[31],"generated":[35],"fraction":[38],"time":[41],"required":[42],"to":[43],"complete":[44],"traditional":[46],"flow":[48],"but":[49],"still":[50],"maintains":[51],"very":[52],"high":[53],"correlation":[54],"with":[55],"final":[57],"design.":[58],"physical":[60,121],"becomes":[62],"'cockpit'":[64],"where":[65],"many":[66],"decisions":[69],"can":[70,112],"be":[71,114],"optimized":[72],"by":[73,87],"leveraging":[74],"short":[76],"iteration":[77],"times.":[78],"Hierarchical":[79],"methodologies":[81],"benefit":[82],"from":[83],"prototyping":[85],"stage":[86],"enabling":[88],"more":[90],"optimal":[91],"partitioning.":[92],"also":[97],"alters":[98],"nature":[100],"hand-off":[103],"model":[104],"between":[105,135],"front-end":[106,136],"and":[107,137],"designers.":[109],"netlist":[111],"now":[113],"quickly":[115],"validated":[116],"using":[117],"prototype:":[119],"reality":[122],"being":[124],"injected":[125],"process":[130],"resulting":[131],"fewer":[133],"iterations":[134],"back-end.":[138]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}