{"id":"https://openalex.org/W2034120987","doi":"https://doi.org/10.1145/1119772.1119901","title":"Low-power digital CDMA receiver","display_name":"Low-power digital CDMA receiver","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2034120987","doi":"https://doi.org/10.1145/1119772.1119901","mag":"2034120987"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047629900","display_name":"Ja-Sheng Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ja-Sheng Liu","raw_affiliation_strings":["National Central University, Chung-Li, Taiwan, R.O.C","National Central University, Chung-Li, Taiwan, R.O.C.#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C.#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053668697","display_name":"I-Hsin Chen","orcid":"https://orcid.org/0000-0003-4496-2730"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"I-Hsin Chen","raw_affiliation_strings":["National Central University, Chung-Li, Taiwan, R.O.C","National Central University, Chung-Li, Taiwan, R.O.C.#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C.#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000158575","display_name":"Yi-Chen Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Chen Tsai","raw_affiliation_strings":["National Central University, Chung-Li, Taiwan, R.O.C","National Central University, Chung-Li, Taiwan, R.O.C.#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C.#TAB#","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061859062","display_name":"Shyh\u2010Jye Jou","orcid":"https://orcid.org/0000-0002-8821-3486"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shyh-Jye Jou","raw_affiliation_strings":["National Central University, Chung-Li, Taiwan, R.O.C","National Central University, Chung-Li, Taiwan, R.O.C.#TAB#"],"affiliations":[{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"National Central University, Chung-Li, Taiwan, R.O.C.#TAB#","institution_ids":["https://openalex.org/I22265921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5047629900"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15863124,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"581","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10575","display_name":"Wireless Communication Networks Research","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.983299970626831,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9704999923706055,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8479858636856079},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7822538614273071},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6025453805923462},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5928127765655518},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5309188961982727},{"id":"https://openalex.org/keywords/code-division-multiple-access","display_name":"Code division multiple access","score":0.4699813425540924},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46588650345802307},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45318883657455444},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.44803285598754883},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4475211203098297},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.428850919008255},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4143926203250885},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.338372141122818},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2953970432281494},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.28099292516708374},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24558806419372559},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10515713691711426},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09311065077781677},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08200588822364807},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08154082298278809}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8479858636856079},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7822538614273071},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6025453805923462},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5928127765655518},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5309188961982727},{"id":"https://openalex.org/C47696715","wikidata":"https://www.wikidata.org/wiki/Q233394","display_name":"Code division multiple access","level":2,"score":0.4699813425540924},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46588650345802307},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45318883657455444},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.44803285598754883},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4475211203098297},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.428850919008255},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4143926203250885},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.338372141122818},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2953970432281494},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.28099292516708374},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24558806419372559},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10515713691711426},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09311065077781677},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08200588822364807},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08154082298278809},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119901","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4312097652","https://openalex.org/W4213042818","https://openalex.org/W1761969858","https://openalex.org/W2366672283","https://openalex.org/W4312121077","https://openalex.org/W2916312349","https://openalex.org/W2389932690","https://openalex.org/W3034950662","https://openalex.org/W2385740256","https://openalex.org/W4233828762"],"abstract_inverted_index":{"The":[0],"advanced":[1],"design":[2,62],"task":[3],"of":[4,41,64],"the":[5,24,39,47],"digital":[6],"CDMA":[7],"receiver":[8],"are":[9],"presented":[10],"in":[11,46],"this":[12,59],"report.":[13],"A":[14],"biased":[15],"number":[16],"system":[17,60],"and":[18,49,61],"architecture":[19],"is":[20,34,55,66],"used":[21,35,56,67],"to":[22,27,36,57,68],"reduce":[23,28],"switching":[25],"activity":[26],"power":[29],"consumption.":[30],"Carry-save":[31],"adder":[32],"tree":[33],"speed":[37],"up":[38],"summation":[40],"127":[42],"data":[43],"(3":[44],"bits)":[45],"synchronization":[48],"date":[50],"extraction":[51],"process.":[52],"Verilog":[53],"HDL":[54],"describe":[58],"compiler":[63],"Synopsys":[65],"synthesize":[69],"our":[70],"design.":[71],"Design":[72],"results":[73],"show":[74],"that":[75],"it":[76],"can":[77],"work":[78],"at":[79],"155MHz":[80],"(Chip":[81],"rate)":[82],"with":[83],"9913":[84],"Gate":[85],"counts":[86],"by":[87],"using":[88],"Compass":[89],"0.35":[90],"um":[91],"CMOS":[92],"Cell":[93],"library.":[94]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}