{"id":"https://openalex.org/W2085627099","doi":"https://doi.org/10.1145/1119772.1119896","title":"The design of an i8080A instruction compatible processor with extended memory address","display_name":"The design of an i8080A instruction compatible processor with extended memory address","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2085627099","doi":"https://doi.org/10.1145/1119772.1119896","mag":"2085627099"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052096390","display_name":"Chiaki Kon","orcid":null},"institutions":[{"id":"https://openalex.org/I1314466530","display_name":"Tokai University","ror":"https://ror.org/01p7qe739","country_code":"JP","type":"education","lineage":["https://openalex.org/I1314466530"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Chiaki Kon","raw_affiliation_strings":["Tokai University, Kitakaname, Hiratsuka, Kanagawa","Graduated Sch. of Eng., Tokai Univ., Kanagawa, Japan"],"affiliations":[{"raw_affiliation_string":"Tokai University, Kitakaname, Hiratsuka, Kanagawa","institution_ids":["https://openalex.org/I1314466530"]},{"raw_affiliation_string":"Graduated Sch. of Eng., Tokai Univ., Kanagawa, Japan","institution_ids":["https://openalex.org/I1314466530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102359582","display_name":"Naohiko Shimizu","orcid":null},"institutions":[{"id":"https://openalex.org/I1314466530","display_name":"Tokai University","ror":"https://ror.org/01p7qe739","country_code":"JP","type":"education","lineage":["https://openalex.org/I1314466530"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naohiko Shimizu","raw_affiliation_strings":["Tokai University, Kitakaname, Hiratsuka, Kanagawa","Tokai University, Kitakaname, Hiratsuka, Kanagawa#TAB#"],"affiliations":[{"raw_affiliation_string":"Tokai University, Kitakaname, Hiratsuka, Kanagawa","institution_ids":["https://openalex.org/I1314466530"]},{"raw_affiliation_string":"Tokai University, Kitakaname, Hiratsuka, Kanagawa#TAB#","institution_ids":["https://openalex.org/I1314466530"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5052096390"],"corresponding_institution_ids":["https://openalex.org/I1314466530"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.13804189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"571","last_page":"571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8014000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.8014000058174133,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.6924999952316284,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.6620000004768372,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7683740854263306},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5212629437446594},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.4660279452800751},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.45768630504608154},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4507158696651459},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4126376509666443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3366600275039673},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29565221071243286},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.22544294595718384},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.1936672329902649}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7683740854263306},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5212629437446594},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.4660279452800751},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.45768630504608154},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4507158696651459},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4126376509666443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3366600275039673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29565221071243286},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.22544294595718384},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.1936672329902649}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119896","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.75,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2138847","https://openalex.org/W261562921","https://openalex.org/W2043352873","https://openalex.org/W1584308544","https://openalex.org/W2199439667","https://openalex.org/W2953954757","https://openalex.org/W2811195737","https://openalex.org/W2033239416","https://openalex.org/W4243333834","https://openalex.org/W1698699620"],"abstract_inverted_index":{"Computer":[0],"systems":[1],"with":[2,26],"8080":[3,23],"or":[4],"compatible":[5,24],"processor":[6,25],"and":[7,28],"CP/M":[8,36],"were":[9],"most":[10],"popular":[11],"from":[12],"the":[13],"end":[14],"70's":[15],"to":[16],"early":[17],"in":[18],"80's.":[19],"We":[20],"designed":[21],"an":[22,32],"MMU":[27],"implement":[29],"it":[30],"on":[31],"FPGA":[33],"as":[34],"a":[35],"system.":[37]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}