{"id":"https://openalex.org/W1994231108","doi":"https://doi.org/10.1145/1119772.1119893","title":"Design of a CMOS test chip for package models and I/O characteristics verification","display_name":"Design of a CMOS test chip for package models and I/O characteristics verification","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1994231108","doi":"https://doi.org/10.1145/1119772.1119893","mag":"1994231108"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119893","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073258413","display_name":"Chetan Despande","orcid":null},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Chetan Despande","raw_affiliation_strings":["Colorado State University, Fort Collins, Colorado","Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University, Fort Collins, Colorado","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090198866","display_name":"Tom Chen","orcid":"https://orcid.org/0000-0001-8037-1685"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tom Chen","raw_affiliation_strings":["Colorado State University, Fort Collins, Colorado","Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA"],"affiliations":[{"raw_affiliation_string":"Colorado State University, Fort Collins, Colorado","institution_ids":["https://openalex.org/I92446798"]},{"raw_affiliation_string":"Dept. of Electr. and Comput. Eng., Colorado State Univ., Fort Collins, CO, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073258413"],"corresponding_institution_ids":["https://openalex.org/I92446798"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12829761,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"565","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/chip-scale-package","display_name":"Chip-scale package","score":0.6477409601211548},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6344919800758362},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.603476881980896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5323014259338379},{"id":"https://openalex.org/keywords/package-design","display_name":"Package design","score":0.4567578434944153},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40633368492126465},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.25524720549583435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21827778220176697},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.12668901681900024},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05973142385482788}],"concepts":[{"id":"https://openalex.org/C126233035","wikidata":"https://www.wikidata.org/wiki/Q5101572","display_name":"Chip-scale package","level":3,"score":0.6477409601211548},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6344919800758362},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.603476881980896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5323014259338379},{"id":"https://openalex.org/C3020349426","wikidata":"https://www.wikidata.org/wiki/Q207822","display_name":"Package design","level":2,"score":0.4567578434944153},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40633368492126465},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25524720549583435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21827778220176697},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.12668901681900024},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05973142385482788}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119893","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119893","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3022507253","https://openalex.org/W2377520147","https://openalex.org/W4233448569","https://openalex.org/W2129522428","https://openalex.org/W3213269153","https://openalex.org/W2946810098","https://openalex.org/W2011815926","https://openalex.org/W1543593092","https://openalex.org/W2394177261","https://openalex.org/W3210715942"],"abstract_inverted_index":{"Reliable":[0],"packages":[1],"for":[2,7,48,78],"modern":[3,54],"chips":[4,188],"are":[5,46,106,137,189,246],"crucial":[6,82],"satisfactory":[8],"system":[9,177,193],"performance.":[10],"In":[11,74],"order":[12],"to":[13,112,143,154,161,179,195,200,214],"ascertain":[14],"package's":[15,28],"performance,":[16],"an":[17],"equivalent":[18,43],"electrical":[19,44],"model":[20],"is":[21,40,64,81,132,152,221],"plugged":[22],"into":[23],"circuit":[24,157],"simulations":[25],"and":[26,66,100,118,158,163,191,199,234],"the":[27,59,89,165,235,251],"performance":[29,49],"characteristics":[30],"can":[31,67,109,121],"be":[32,69,110,122,239],"analyzed.":[33],"However,":[34],"one":[35],"implicit":[36],"assumption":[37],"designers":[38,160,178,194],"make":[39],"that":[41],"these":[42,62,116,216],"models":[45,63,169],"accurate":[47],"characterization":[50],"of":[51,58,61,92,167,173,204,212],"packages.":[52,205],"For":[53],"high-speed":[55],"designs,":[56],"verification":[57],"accuracy":[60,166],"imperative":[65],"only":[68],"carried":[70],"out":[71],"on":[72],"real-silicon.":[73],"addition,":[75],"signal":[76,90,183],"integrity":[77,91,120,184,203],"inter-chip":[79],"communication":[80],"from":[83],"a":[84,171,210,226],"systems":[85],"perspective.":[86],"To":[87],"study":[88,201],"data":[93],"under":[94,170],"different":[95],"PVT":[96],"(process":[97],"variation,":[98],"voltage,":[99],"temperature)":[101],"conditions,":[102],"appropriate":[103],"test":[104,146,207,219],"structures":[105,117],"needed.":[107],"Data":[108],"subjected":[111],"controlled":[113],"variations":[114],"through":[115],"its":[119],"studied.":[123],"And":[124],"finally,":[125],"testing":[126],"package":[127,159,168],"reliability":[128],"at":[129,223],"high":[130],"temperatures":[131,136,198],"important":[133],"since":[134],"on-chip":[135,197],"increasing":[138],"dramatically":[139],"as":[140,242,244],"processes":[141],"continue":[142],"scale.":[144],"The":[145,206,218,231],"chip":[147,208,220],"presented":[148],"in":[149,225],"this":[150],"design":[151],"intended":[153],"allow":[155],"1)":[156],"evaluate":[162,180,196],"validate":[164],"variety":[172,211],"environment":[174],"conditions;":[175],"2)":[176],"package/system":[181],"level":[182],"issue":[185],"before":[186],"actual":[187],"available;":[190],"3)":[192],"thermal":[202],"includes":[209],"features":[213],"achieve":[215],"goals.":[217],"fabricated":[222],"TSMC":[224],"0.18":[227],"\u03bcm":[228],"CMOS":[229],"process.":[230],"measurement":[232],"results":[233],"die":[236],"microphotograph":[237],"will":[238],"sent":[240],"later":[241],"soon":[243],"they":[245],"available.":[247],"This":[248],"paper":[249],"presents":[250],"layout":[252],"based":[253],"simulation":[254],"results.":[255]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}