{"id":"https://openalex.org/W1978396227","doi":"https://doi.org/10.1145/1119772.1119880","title":"Branch predictor design and performance estimation for a high performance embedded microprocessor","display_name":"Branch predictor design and performance estimation for a high performance embedded microprocessor","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1978396227","doi":"https://doi.org/10.1145/1119772.1119880","mag":"1978396227"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100604981","display_name":"Sanghyuk Lee","orcid":"https://orcid.org/0000-0003-0253-6936"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Sang-hyuk Lee","raw_affiliation_strings":["Korea University, Seoul","[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Korea University, Seoul","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091675741","display_name":"Il-kwan Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Il-kwan Kim","raw_affiliation_strings":["Korea University, Seoul","[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Korea University, Seoul","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103209090","display_name":"Lynn Choi","orcid":"https://orcid.org/0000-0001-5254-9116"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Lynn Choi","raw_affiliation_strings":["Korea University, Seoul","[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]"],"affiliations":[{"raw_affiliation_string":"Korea University, Seoul","institution_ids":["https://openalex.org/I197347611"]},{"raw_affiliation_string":"[Dept. of Electron. & Comput. Eng., Korea Univ., Seoul, South Korea]","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100604981"],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.11973807,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"519","last_page":"519"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.8765931129455566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7843199968338013},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7042419910430908},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6778056621551514},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5916683673858643},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5035068392753601},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.46308547258377075},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.44562211632728577},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4234755039215088},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4197178781032562},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4027981162071228},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3575379550457001},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18355241417884827},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15807199478149414},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09718072414398193}],"concepts":[{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.8765931129455566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7843199968338013},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7042419910430908},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6778056621551514},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5916683673858643},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5035068392753601},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.46308547258377075},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.44562211632728577},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4234755039215088},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4197178781032562},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4027981162071228},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3575379550457001},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18355241417884827},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15807199478149414},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09718072414398193},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.373.2706","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.373.2706","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/aspdac03/pdffiles/05d_8.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1538592187","https://openalex.org/W1555915743","https://openalex.org/W2032094184","https://openalex.org/W2130363691","https://openalex.org/W2131967572","https://openalex.org/W2158909727","https://openalex.org/W2788962374"],"related_works":["https://openalex.org/W1916582918","https://openalex.org/W2381374827","https://openalex.org/W3148881121","https://openalex.org/W2151851440","https://openalex.org/W2109440006","https://openalex.org/W2078100540","https://openalex.org/W4235677263","https://openalex.org/W2745771918","https://openalex.org/W2121217620","https://openalex.org/W1558760591"],"abstract_inverted_index":{"AE64000":[0,53,100,130,145],"is":[1,56,142],"a":[2,19,27,71,79,93],"64-bit":[3],"embedded":[4,8,48],"processor":[5,66],"targeting":[6],"high-end":[7],"applications":[9,49],"such":[10],"as":[11,121,123],"HDTV,":[12],"DVD,":[13],"and":[14,33,47,51,111,141],"3D":[15],"graphics.":[16],"To":[17],"achieve":[18],"higher":[20],"performance":[21,105],"for":[22,30,38],"the":[23,31,35,39,59,65,74,82,99,104,107,113,126],"AE64000,":[24],"we":[25,85],"design":[26,40],"branch":[28,54,89,109,115,134],"predictor":[29,116,135],"processor,":[32],"find":[34],"optimum":[36,114],"parameters":[37],"through":[41],"cycle-accurate":[42],"simulations":[43],"on":[44,70,92],"SpecINT":[45],"benchmarks":[46],"(Dhrystone":[50],"Whetstone).In":[52],"prediction":[55],"complicated":[57],"by":[58,118,124],"Instruction":[60],"Folding":[61],"Unit":[62],"(IFU)":[63],"of":[64,106],"front-end.":[67],"By":[68],"predicting":[69],"Pre-PC":[72],"in":[73,81,139],"IFU":[75],"rather":[76],"than":[77],"using":[78],"PC":[80],"pipeline":[83],"core,":[84],"can":[86],"effectively":[87],"eliminate":[88],"misprediction":[90],"penalty":[91],"correct":[94],"prediction.":[95],"We":[96],"have":[97],"developed":[98],"simulator":[101],"to":[102,144],"evaluate":[103],"designed":[108],"predictor,":[110],"selected":[112,133],"configuration":[117],"considering":[119],"cost-effectiveness":[120],"well":[122],"analyzing":[125],"results":[127],"generated":[128],"from":[129],"simulator.":[131],"The":[132],"has":[136],"been":[137],"implemented":[138],"Verilog":[140],"added":[143],"pipeline.":[146]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}