{"id":"https://openalex.org/W2060653546","doi":"https://doi.org/10.1145/1119772.1119870","title":"An overview of a compiler for mapping MATLAB programs onto FPGAs","display_name":"An overview of a compiler for mapping MATLAB programs onto FPGAs","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2060653546","doi":"https://doi.org/10.1145/1119772.1119870","mag":"2060653546"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119870","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106232660","display_name":"P. Banerjee","orcid":"https://orcid.org/0009-0005-3184-6871"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Banerjee","raw_affiliation_strings":["Northwestern University, Evanston, IL","Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA"],"affiliations":[{"raw_affiliation_string":"Northwestern University, Evanston, IL","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Northwestern Univ., Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5106232660"],"corresponding_institution_ids":["https://openalex.org/I111979921"],"apc_list":null,"apc_paid":null,"fwci":0.9904,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.76304958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"477","last_page":"477"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8832584619522095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8155563473701477},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7281085252761841},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.634213924407959},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5466729402542114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5312122106552124},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45894232392311096},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40802818536758423}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8832584619522095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8155563473701477},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7281085252761841},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.634213924407959},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5466729402542114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5312122106552124},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45894232392311096},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40802818536758423}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119870","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.3613","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.3613","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/05c_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1548878244","https://openalex.org/W2042202727","https://openalex.org/W2129183345","https://openalex.org/W2159414285"],"related_works":["https://openalex.org/W3096456556","https://openalex.org/W4240253816","https://openalex.org/W2169584677","https://openalex.org/W2979513934","https://openalex.org/W4232954277","https://openalex.org/W2020341030","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882"],"abstract_inverted_index":{"This":[0],"paper":[1,122],"describes":[2,123],"a":[3,79,145,153,168],"behavioral":[4],"synthesis":[5,51],"tool":[6],"called":[7,148,159],"the":[8,15,62,72,97,101,114,135,157,178],"MATCH":[9,22,73,139],"compiler":[10,23,74,140,158],"developed":[11,152],"as":[12],"part":[13],"of":[14,28,66,88,96,103,117,156,170,199,212],"DARPA":[16],"Adaptive":[17],"Computing":[18],"Systems":[19],"program.":[20],"The":[21,42,121,138,187,214],"reads":[24],"in":[25,32,40,82,113,191],"high-level":[26,131],"descriptions":[27],"DSP":[29,67,76,136],"applications":[30],"written":[31],"MATLAB,":[33],"and":[34,53,55,68,85,90,100,106,183,202],"automatically":[35],"generates":[36],"synthesizable":[37],"RTL":[38,43],"models":[39,44],"VHDL.":[41],"can":[45],"be":[46],"synthesized":[47],"using":[48,165],"commercial":[49,154],"logic":[50],"tools":[52,57],"place":[54],"route":[56],"onto":[58,177],"FPGAs.":[59,186],"By":[60],"linking":[61],"two":[63],"design":[64,77,83,92],"domains":[65],"FPGA":[69],"hardware":[70,98],"design,":[71],"provides":[75],"teams":[78],"significant":[80],"reduction":[81],"labor":[84],"time,":[86],"elimination":[87],"misinterpretations":[89],"costly":[91],"rework,":[93],"automatic":[94],"verification":[95],"implementation,":[99],"ability":[102],"systems":[104],"engineers":[105],"algorithm":[107],"developers":[108],"to":[109,129,144,196,209,221],"perform":[110],"architectural":[111,132],"exploration":[112],"early":[115],"phases":[116],"their":[118],"development":[119],"cycle.":[120],"how":[124],"powerful":[125],"directives":[126],"are":[127,163,175],"used":[128],"provide":[130],"tradeoffs":[133],"for":[134],"designer.":[137],"has":[141,151],"been":[142],"transferred":[143],"startup":[146],"company":[147],"AccelChip":[149],"which":[150],"version":[155],"AccelFPGA.":[160],"Experimental":[161],"results":[162],"reported":[164],"AccelFPGA":[166],"on":[167],"set":[169],"nine":[171],"MATLAB":[172,200],"benchmarks":[173],"that":[174],"mapped":[176],"recent":[179],"Xilinx":[180],"Virtex":[181],"II":[182],"Altera":[184],"Stratix":[185],"benchmark":[188],"programs":[189],"range":[190,217],"complexity":[192],"from":[193,207,218],"20":[194],"lines":[195,198,211],"170":[197],"code":[201,205],"produce":[203],"VHDL":[204],"ranging":[206],"1500":[208],"4500":[210],"code.":[213],"compilation":[215],"times":[216],"3":[219],"seconds":[220],"40":[222],"seconds.":[223]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}