{"id":"https://openalex.org/W2010236192","doi":"https://doi.org/10.1145/1119772.1119857","title":"Floorplanning with power supply noise avoidance","display_name":"Floorplanning with power supply noise avoidance","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2010236192","doi":"https://doi.org/10.1145/1119772.1119857","mag":"2010236192"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021615416","display_name":"Hung-Ming Chen","orcid":"https://orcid.org/0000-0001-8173-3131"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hung-Ming Chen","raw_affiliation_strings":["Dept. of Comput. Sci., Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069617930","display_name":"Lida Huang","orcid":"https://orcid.org/0000-0002-2663-6221"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li-Da Huang","raw_affiliation_strings":["Dept. of Comput. Sci., Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci., Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008468217","display_name":"I-Min Liu","orcid":"https://orcid.org/0000-0001-5399-8853"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I-Min Liu","raw_affiliation_strings":["Cadence Design Systems, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111692834","display_name":"Minghorng Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Minghorng Lai","raw_affiliation_strings":["Cadence Design Systems, Santa Clara, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Santa Clara, CA#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. F. Wong","raw_affiliation_strings":["[University of Illinois at Urbana-Champaign,Urbana,IL]"],"affiliations":[{"raw_affiliation_string":"[University of Illinois at Urbana-Champaign,Urbana,IL]","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5021615416"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":3.894,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93336305,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"427","last_page":"427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9008089303970337},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.8211112022399902},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.8010553121566772},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5378118753433228},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5177720785140991},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.496004194021225},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4927661716938019},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4747467637062073},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44476118683815},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44435450434684753},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.42565885186195374},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.41472315788269043},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.412855863571167},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.41031432151794434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3687552809715271},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.337008535861969},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.31669774651527405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25002866983413696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17935654520988464},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1109093725681305},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.08045989274978638}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9008089303970337},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.8211112022399902},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.8010553121566772},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5378118753433228},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5177720785140991},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.496004194021225},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4927661716938019},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4747467637062073},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44476118683815},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44435450434684753},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.42565885186195374},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.41472315788269043},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.412855863571167},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.41031432151794434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3687552809715271},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.337008535861969},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.31669774651527405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25002866983413696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17935654520988464},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1109093725681305},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.08045989274978638},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1119772.1119857","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119857","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.324.960","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.324.960","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/aspdac03/pdffiles/05a_4.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.602.9833","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.602.9833","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://vda.ee.nctu.edu.tw/hmchen/aspdac03-psn.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1564017762","https://openalex.org/W1841949876","https://openalex.org/W1932203561","https://openalex.org/W1977545325","https://openalex.org/W1998764027","https://openalex.org/W2023777122","https://openalex.org/W2038315433","https://openalex.org/W2048024654","https://openalex.org/W2069162780","https://openalex.org/W2094042791","https://openalex.org/W2102315438","https://openalex.org/W2103123230","https://openalex.org/W2110295511","https://openalex.org/W2124089733","https://openalex.org/W2752885492"],"related_works":["https://openalex.org/W2133492470","https://openalex.org/W2250058922","https://openalex.org/W2811251486","https://openalex.org/W2058300351","https://openalex.org/W2246813539","https://openalex.org/W1985714852","https://openalex.org/W2067224723","https://openalex.org/W2533759086","https://openalex.org/W4239401071","https://openalex.org/W2094215088"],"abstract_inverted_index":{"Abstract":[0],"\u2014":[1],"With":[2,129],"today\u2019s":[3],"advanced":[4],"integrated":[5],"circuits":[6],"(ICs)":[7],"manufacturing":[8],"technology":[9],"in":[10,32,54,91,100],"deep":[11],"submicron":[12],"(DSM)":[13],"environ-ment,":[14],"we":[15,79,135],"can":[16,105],"integrate":[17],"entire":[18],"electronic":[19],"systems":[20],"on":[21,147],"a":[22,66,109,154],"single":[23],"chip":[24],"(SoC).":[25],"However,":[26],"without":[27],"careful":[28],"power":[29,84,101],"supply":[30,85,102],"planning":[31,103],"lay-out,":[33],"the":[34,81,97,123],"design":[35],"of":[36,83,132,145],"chips":[37],"will":[38,64],"suffer":[39],"from":[40],"mostly":[41],"signal":[42,56],"integrity":[43,57],"problems":[44],"including":[45],"IR-drop,":[46],"I":[47,148],"noise,":[48],"and":[49,114,142],"IC":[50],"reliability.":[51],"Post-route":[52],"methodologies":[53],"solving":[55],"problem":[58,104],"have":[59],"been":[60],"applied":[61],"but":[62],"they":[63],"cause":[65],"long":[67],"turn-around":[68],"time,":[69],"which":[70],"adds":[71],"costly":[72],"delays":[73],"to":[74,121],"time-to-market.":[75],"In":[76],"this":[77],"paper,":[78],"study":[80],"prob-lem":[82,113],"noise":[86,98,149],"avoidance":[87,99],"as":[88,90,108],"early":[89],"floorplanning":[92],"stage.":[93],"We":[94],"show":[95],"that":[96],"be":[106],"formulated":[107],"constrained":[110],"maximum":[111],"flow":[112],"present":[115],"an":[116],"efficient":[117],"yet":[118],"effective":[119],"heuristic":[120],"handle":[122],"problem.":[124],"Experimental":[125],"results":[126],"are":[127],"encouraging.":[128],"slight":[130],"in-crease":[131],"total":[133],"wirelength,":[134],"achieve":[136],"almost":[137],"no":[138],"IR-drop":[139],"require-ment":[140],"violation":[141,151],"46.6":[143],"%":[144],"improvement":[146],"constraint":[150],"compared":[152],"with":[153],"previous":[155],"approach.":[156],"I.":[157]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}