{"id":"https://openalex.org/W1995905334","doi":"https://doi.org/10.1145/1119772.1119844","title":"On improving FPGA routability applying multi-level switch boxes","display_name":"On improving FPGA routability applying multi-level switch boxes","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W1995905334","doi":"https://doi.org/10.1145/1119772.1119844","mag":"1995905334"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119844","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110945090","display_name":"Jiping Liu","orcid":"https://orcid.org/0000-0002-0448-4474"},"institutions":[{"id":"https://openalex.org/I107949126","display_name":"University of Lethbridge","ror":"https://ror.org/044j76961","country_code":"CA","type":"education","lineage":["https://openalex.org/I107949126"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jiping Liu","raw_affiliation_strings":["University of Lethbridge, Lethbridge, AB, Canada","University of Lethbridge Lethbridge AB Canada"],"affiliations":[{"raw_affiliation_string":"University of Lethbridge, Lethbridge, AB, Canada","institution_ids":["https://openalex.org/I107949126"]},{"raw_affiliation_string":"University of Lethbridge Lethbridge AB Canada","institution_ids":["https://openalex.org/I107949126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111771458","display_name":"Hongbing Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I212119943","display_name":"University of Victoria","ror":"https://ror.org/04s5mat29","country_code":"CA","type":"education","lineage":["https://openalex.org/I212119943"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Hongbing Fan","raw_affiliation_strings":["University of Victoria, Victoria, BC, Canada","University of Victoria , Victoria , BC, Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"University of Victoria, Victoria, BC, Canada","institution_ids":["https://openalex.org/I212119943"]},{"raw_affiliation_string":"University of Victoria , Victoria , BC, Canada#TAB#","institution_ids":["https://openalex.org/I212119943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024289242","display_name":"Yu\u2010Liang Wu","orcid":"https://orcid.org/0000-0002-5181-056X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu-Liang Wu","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, N. T., Hong Kong","The Chinese University of Hong Kong, Shatin, N. T. Hong Kong"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, N. T., Hong Kong","institution_ids":["https://openalex.org/I177725633"]},{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, N. T. Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110945090"],"corresponding_institution_ids":["https://openalex.org/I107949126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12019314,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7580087184906006},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.742006242275238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6956607699394226},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6002027988433838},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48687925934791565},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41637688875198364},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.413951575756073},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40709996223449707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3501201272010803},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.2566632926464081},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.15384340286254883},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1341191530227661}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7580087184906006},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.742006242275238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6956607699394226},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6002027988433838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48687925934791565},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41637688875198364},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.413951575756073},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40709996223449707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3501201272010803},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2566632926464081},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.15384340286254883},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1341191530227661},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119844","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.7718","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.7718","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/04c_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1480646917","https://openalex.org/W1975756407","https://openalex.org/W2036609864","https://openalex.org/W2040455347","https://openalex.org/W2076729972","https://openalex.org/W2082922651","https://openalex.org/W2089561452","https://openalex.org/W2113669717","https://openalex.org/W2117492357","https://openalex.org/W2143274385","https://openalex.org/W2155344136","https://openalex.org/W2177095534"],"related_works":["https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W1571681534","https://openalex.org/W2184011203","https://openalex.org/W2042759115","https://openalex.org/W2811324085","https://openalex.org/W113636695","https://openalex.org/W1980984060","https://openalex.org/W3183044703","https://openalex.org/W2547355295"],"abstract_inverted_index":{"In":[0],"this":[1,70],"paper,":[2],"we":[3],"propose":[4],"a":[5,28,59,74,83,98],"new":[6,71,99],"FPGA":[7,90,103],"switch":[8,15,19,39,53],"box":[9,20],"design":[10,72],"style":[11],"---":[12],"the":[13,34,44,68,88],"extended":[14,18],"boxes.":[16,54],"An":[17],"is":[21],"multi-level":[22],"in":[23,67],"nature.":[24],"It":[25],"consists":[26],"of":[27,43,64,87],"kernel":[29,45],"and":[30,47],"extension(s)":[31],"connected":[32],"to":[33,50,82,96],"kernel,":[35],"while":[36],"many":[37],"conventional":[38],"boxes":[40],"only":[41],"consist":[42],"part":[46],"are":[48],"referred":[49],"as":[51],"single-level":[52],"We":[55],"show":[56],"that":[57],"with":[58],"much":[60],"reduced":[61],"total":[62],"number":[63],"manufactured":[65],"switches":[66],"chip,":[69],"has":[73],"guaranteed":[75],"complete":[76],"mappability":[77],"from":[78],"any":[79],"global":[80],"routing":[81,86,104],"feasible":[84],"detailed":[85],"entire":[89],"chip.":[91],"The":[92],"interesting":[93],"results":[94],"seem":[95],"open":[97],"avenue":[100],"for":[101],"designing":[102],"structures.":[105]},"counts_by_year":[],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}