{"id":"https://openalex.org/W2028781452","doi":"https://doi.org/10.1145/1119772.1119838","title":"Non-slicing floorplans with boundary constraints using generalized polish expression","display_name":"Non-slicing floorplans with boundary constraints using generalized polish expression","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2028781452","doi":"https://doi.org/10.1145/1119772.1119838","mag":"2028781452"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119838","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100655174","display_name":"Desheng Chen","orcid":"https://orcid.org/0000-0002-4344-6163"},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"De-Sheng Chen","raw_affiliation_strings":["Feng Chia University, Taichung, Taiwan","[Dept. of Information Engineering and Computer Science, Feng Chia University, Taichung, Taiwan]"],"affiliations":[{"raw_affiliation_string":"Feng Chia University, Taichung, Taiwan","institution_ids":["https://openalex.org/I4880106"]},{"raw_affiliation_string":"[Dept. of Information Engineering and Computer Science, Feng Chia University, Taichung, Taiwan]","institution_ids":["https://openalex.org/I4880106"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110611634","display_name":"Chang\u2010Tzu Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chang-Tzu Lin","raw_affiliation_strings":["Feng Chia University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Feng Chia University, Taichung, Taiwan","institution_ids":["https://openalex.org/I4880106"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100383442","display_name":"Yiwen Wang","orcid":"https://orcid.org/0000-0001-8966-5938"},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Wen Wang","raw_affiliation_strings":["Feng Chia University, Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Feng Chia University, Taichung, Taiwan","institution_ids":["https://openalex.org/I4880106"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100655174"],"corresponding_institution_ids":["https://openalex.org/I4880106"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.13304174,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"342","last_page":"342"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.8880457878112793},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8550100326538086},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7602865695953369},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.717727541923523},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6546519994735718},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6373656988143921},{"id":"https://openalex.org/keywords/expression","display_name":"Expression (computer science)","score":0.6110597252845764},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5891735553741455},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.5735983848571777},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5554154515266418},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5530607104301453},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.538123369216919},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5328709483146667},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5141447186470032},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4855918288230896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4755418300628662},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42917633056640625},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.31595608592033386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23654672503471375},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23419106006622314},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.19138124585151672},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13499057292938232},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.110544353723526}],"concepts":[{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.8880457878112793},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8550100326538086},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7602865695953369},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.717727541923523},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6546519994735718},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6373656988143921},{"id":"https://openalex.org/C90559484","wikidata":"https://www.wikidata.org/wiki/Q778379","display_name":"Expression (computer science)","level":2,"score":0.6110597252845764},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5891735553741455},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.5735983848571777},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5554154515266418},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5530607104301453},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.538123369216919},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5328709483146667},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5141447186470032},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4855918288230896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4755418300628662},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42917633056640625},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.31595608592033386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23654672503471375},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23419106006622314},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19138124585151672},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13499057292938232},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.110544353723526},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119838","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.642.1142","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.642.1142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/aspdac03/pdffiles/04a_5.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2004655383","https://openalex.org/W2024060531","https://openalex.org/W2094042791","https://openalex.org/W2146721715","https://openalex.org/W2152479836","https://openalex.org/W2155619568"],"related_works":["https://openalex.org/W2157271968","https://openalex.org/W2158448234","https://openalex.org/W1523582517","https://openalex.org/W1984375234","https://openalex.org/W2115502122","https://openalex.org/W2005457717","https://openalex.org/W2138401961","https://openalex.org/W2353155791","https://openalex.org/W2109972882","https://openalex.org/W2036121598"],"abstract_inverted_index":{"In":[0,66],"this":[1],"paper,":[2],"we":[3,53],"address":[4],"the":[5,33,60,82,87],"problem":[6,15],"of":[7],"VLSI":[8],"floorplanning":[9],"with":[10],"considering":[11],"boundary":[12,35,61],"constraints.":[13],"The":[14,89],"is":[16,76,92],"practical":[17],"and":[18,41],"crucial":[19],"in":[20,94],"physical":[21],"design":[22],"since":[23],"architects":[24],"decide":[25],"to":[26,36,58,79],"arrange":[27],"some":[28],"I/O":[29],"involved":[30],"modules":[31],"along":[32],"chip":[34,39],"minimize":[37],"both":[38],"area":[40],"off-chip":[42],"connections.":[43],"By":[44],"using":[45],"a":[46,68],"new":[47,69],"representation":[48],"called":[49],"Generalized":[50],"Polish":[51],"Expression,":[52],"propose":[54],"an":[55],"efficient":[56],"algorithm":[57],"handle":[59],"constraints":[62],"on":[63,73],"non-slicing":[64],"floorplans.":[65],"addition,":[67],"fixing":[70],"heuristic":[71],"based":[72],"modular":[74],"similarity":[75],"also":[77],"presented":[78],"effectively":[80],"fix":[81],"generated":[83],"infeasible":[84],"floorplans":[85],"during":[86],"process.":[88],"experimental":[90],"result":[91],"good":[93],"commonly":[95],"used":[96],"MCNC":[97],"benchmark":[98],"circuits.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}