{"id":"https://openalex.org/W2095310213","doi":"https://doi.org/10.1145/1119772.1119821","title":"Power minimization by clock root gating","display_name":"Power minimization by clock root gating","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2095310213","doi":"https://doi.org/10.1145/1119772.1119821","mag":"2095310213"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119821","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100341188","display_name":"Qi Wang","orcid":"https://orcid.org/0000-0001-6441-4833"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qi Wang","raw_affiliation_strings":["Cadence Design Systems, Inc, San Jose, CA","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc, San Jose, CA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064032990","display_name":"Sumit Roy","orcid":"https://orcid.org/0000-0002-3357-4700"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumit Roy","raw_affiliation_strings":["Cadence Design Systems, Inc, San Jose, CA","Cadence Design Systems, Inc.,San Jose,CA,USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc, San Jose, CA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Cadence Design Systems, Inc.,San Jose,CA,USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100341188"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.062,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.78433363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"249","last_page":"249"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9926999807357788,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6276403665542603},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5988367199897766},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5785151720046997},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.5731992721557617},{"id":"https://openalex.org/keywords/root","display_name":"Root (linguistics)","score":0.5653624534606934},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5195739269256592},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47591620683670044},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20285290479660034},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1781187653541565},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17186731100082397},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15085288882255554},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14735007286071777},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14420053362846375},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.13898855447769165},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.09576436877250671}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6276403665542603},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5988367199897766},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5785151720046997},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.5731992721557617},{"id":"https://openalex.org/C171078966","wikidata":"https://www.wikidata.org/wiki/Q111029","display_name":"Root (linguistics)","level":2,"score":0.5653624534606934},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5195739269256592},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47591620683670044},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20285290479660034},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1781187653541565},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17186731100082397},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15085288882255554},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14735007286071777},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14420053362846375},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.13898855447769165},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.09576436877250671},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119821","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119821","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.7157","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.7157","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/03b_2.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2000378685","https://openalex.org/W2117814846","https://openalex.org/W2118372475","https://openalex.org/W2128876681","https://openalex.org/W2136047350","https://openalex.org/W2152938140"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2259094912","https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W3127845477","https://openalex.org/W229101532","https://openalex.org/W2113774150"],"abstract_inverted_index":{"Clock":[0],"root":[1,17,33],"gating":[2,13,35],"transformation":[3],"targets":[4],"power":[5,52,70],"savings":[6,53,71],"on":[7,64],"the":[8,16,19,32],"clock":[9,34,45,58],"tree":[10,46,59],"by":[11],"inserting":[12],"logic":[14],"at":[15],"of":[18],"clock.":[20],"In":[21],"this":[22],"paper":[23],"we":[24],"propose":[25],"an":[26],"efficient":[27],"graph-based":[28],"algorithm":[29,39],"to":[30],"solve":[31],"optimization":[36],"problem.":[37],"The":[38],"is":[40,60],"also":[41],"tightly":[42],"integrated":[43],"with":[44],"synthesis":[47],"tool":[48],"so":[49],"that":[50,68],"real":[51],"can":[54,72],"be":[55,73],"achieved":[56],"after":[57],"generated.":[61],"Experimental":[62],"results":[63],"industrial":[65],"circuits":[66],"showed":[67],"significant":[69],"achieved.":[74]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}