{"id":"https://openalex.org/W2094246862","doi":"https://doi.org/10.1145/1119772.1119820","title":"Adaptive wire adjustment for bounded skew Clock Distribution Network","display_name":"Adaptive wire adjustment for bounded skew Clock Distribution Network","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2094246862","doi":"https://doi.org/10.1145/1119772.1119820","mag":"2094246862"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119820","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007306368","display_name":"H. Saaied","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"H. Saaied","raw_affiliation_strings":["Concordia University, Montreal, Canada","Concordia University, Montreal, Que., Canada"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Concordia University, Montreal, Que., Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002571587","display_name":"D. Al-Khalili","orcid":"https://orcid.org/0000-0002-0079-8417"},"institutions":[{"id":"https://openalex.org/I51768193","display_name":"Royal Military College of Canada","ror":"https://ror.org/04yr71909","country_code":"CA","type":"education","lineage":["https://openalex.org/I51768193"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. Al-Khalili","raw_affiliation_strings":["Royal Military College, Kingston, Canada","Royal Military College , Kingston, Canada"],"affiliations":[{"raw_affiliation_string":"Royal Military College, Kingston, Canada","institution_ids":["https://openalex.org/I51768193"]},{"raw_affiliation_string":"Royal Military College , Kingston, Canada","institution_ids":["https://openalex.org/I51768193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015993709","display_name":"A.J. Al-Khalili","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Al-Khalili","raw_affiliation_strings":["Concordia University, Montreal, Canada","Concordia University (Montreal, Canada)"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Concordia University (Montreal, Canada)","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016912600","display_name":"M. Nekili","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. Nekili","raw_affiliation_strings":["Concordia University, Montreal, Canada","Concordia University (Montreal, Canada)"],"affiliations":[{"raw_affiliation_string":"Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"Concordia University (Montreal, Canada)","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007306368"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":1.0624,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78424332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"243","last_page":"243"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.8057090640068054},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7806675434112549},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7548125982284546},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7478798031806946},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5757200717926025},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5333316922187805},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5193116068840027},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.5047515630722046},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.46438726782798767},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.45512932538986206},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4030539393424988},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32666105031967163},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3229480981826782},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2521073818206787},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21269366145133972},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20677953958511353},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16993293166160583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.0928238034248352},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07664337754249573}],"concepts":[{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.8057090640068054},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7806675434112549},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7548125982284546},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7478798031806946},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5757200717926025},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5333316922187805},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5193116068840027},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.5047515630722046},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.46438726782798767},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.45512932538986206},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4030539393424988},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32666105031967163},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3229480981826782},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2521073818206787},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21269366145133972},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20677953958511353},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16993293166160583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0928238034248352},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07664337754249573},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119820","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119820","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.4402","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.4402","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/03b_1.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1578824783","https://openalex.org/W2137807823","https://openalex.org/W2165437459","https://openalex.org/W3127394485"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W2144282137","https://openalex.org/W1596690381","https://openalex.org/W2617666058","https://openalex.org/W4247089581","https://openalex.org/W2127892766","https://openalex.org/W2087612346","https://openalex.org/W2136196184"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"suggest":[4],"an":[5],"adaptive":[6],"approach":[7],"for":[8],"the":[9,20,32,42,67,78,85,97,121],"Clock":[10],"Distribution":[11],"Network":[12],"(CDN)":[13],"to":[14,30],"cope":[15],"with":[16,129],"a":[17,38,46,57,107,115],"modification":[18,40],"in":[19,41,106,114,120],"VLSI":[21,48],"system":[22],"design.":[23],"The":[24,71,82],"CDN's":[25],"wires":[26],"are":[27,75],"adjusted":[28],"iteratively":[29],"reduce":[31],"skew":[33,51,68,109,128],"that":[34,66],"is":[35,87,99],"resulting":[36],"from":[37],"minor":[39],"clock":[43,94,104],"pins":[44,105],"of":[45,84,93,118],"complex":[47],"system.":[49],"Such":[50],"can":[52,125],"be":[53],"remedied":[54],"by":[55,101],"selecting":[56],"Balancing":[58],"Node":[59],"(BN)":[60],"and":[61],"adjust":[62],"its":[63],"edges":[64],"so":[65],"gets":[69],"smaller.":[70],"required":[72],"edge":[73],"adjustments":[74],"determined":[76],"using":[77,89],"Elmore":[79],"delay":[80],"model.":[81],"performance":[83],"algorithm":[86,98,124],"investigated":[88],"different":[90],"random":[91],"sets":[92],"pins.":[95],"Also,":[96],"tested":[100],"altering":[102],"some":[103],"zero":[108,127],"CDN.":[110],"For":[111],"small":[112],"modifications":[113],"large":[116],"number":[117],"nodes":[119],"CDN,":[122],"our":[123],"achieve":[126],"less":[130],"iterations":[131],"than":[132],"linear":[133],"order":[134],"algorithms.":[135]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}