{"id":"https://openalex.org/W2093839622","doi":"https://doi.org/10.1145/1119772.1119814","title":"A technology mapping algorithm for heterogeneous FPGAs","display_name":"A technology mapping algorithm for heterogeneous FPGAs","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2093839622","doi":"https://doi.org/10.1145/1119772.1119814","mag":"2093839622"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055151952","display_name":"Chi\u2010Chou Kao","orcid":"https://orcid.org/0000-0003-3174-9367"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chi-Chou Kao","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112046582","display_name":"Yen\u2010Tai Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yen-Tai Lai","raw_affiliation_strings":["National Cheng Kung University, Tainan, Taiwan","[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]"],"affiliations":[{"raw_affiliation_string":"National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]},{"raw_affiliation_string":"[Dept. of Electr. Eng., Nat. Cheng-Kung Univ., Tainan, Taiwan]","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055151952"],"corresponding_institution_ids":["https://openalex.org/I91807558"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.16602005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"213"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8183630108833313},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7576877474784851},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.737250566482544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6463485956192017},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5972651839256287},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5580090284347534},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5564556121826172},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.41797059774398804},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4133157432079315},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12716487050056458}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8183630108833313},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7576877474784851},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.737250566482544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6463485956192017},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5972651839256287},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5580090284347534},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5564556121826172},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.41797059774398804},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4133157432079315},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12716487050056458},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1119772.1119814","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1977545325","https://openalex.org/W2011039300","https://openalex.org/W2021709993","https://openalex.org/W2055771903","https://openalex.org/W2058451007","https://openalex.org/W2078667951","https://openalex.org/W2105355057","https://openalex.org/W2105715355","https://openalex.org/W2120397377","https://openalex.org/W2167328871"],"related_works":["https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2184011203","https://openalex.org/W2091330445","https://openalex.org/W4200537776"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,20,37],"technology":[4,13],"mapping":[5,14,78],"algorithm":[6,26,32,63,81],"is":[7,16,33],"proposed":[8],"for":[9,43],"heterogeneous":[10],"FPGAs.":[11],"The":[12,46],"problem":[15],"first":[17],"formulated":[18],"as":[19],"flow":[21],"network":[22],"problem.":[23],"Then,":[24],"an":[25],"based":[27],"on":[28,67],"the":[29,48,60,68,80],"min-cost":[30],"max-flow":[31],"presented":[34],"to":[35],"select":[36],"proper":[38],"set":[39],"of":[40,52],"feasible":[41],"LUTs":[42,53],"various":[44],"objectives.":[45],"objective,":[47],"total":[49],"area":[50],"composed":[51],"and":[54],"routing":[55],"area,":[56],"are":[57],"discussed":[58],"in":[59],"paper.":[61],"This":[62],"has":[64],"been":[65],"tested":[66],"MCNC":[69],"benchmark":[70],"circuits.":[71],"Compared":[72],"with":[73],"other":[74],"existing":[75],"LUT-based":[76],"FPGA":[77],"algorithms,":[79],"produces":[82],"better":[83],"characteristics.":[84]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}