{"id":"https://openalex.org/W2045081730","doi":"https://doi.org/10.1145/1119772.1119791","title":"Logic verification based on diagnosis techniques","display_name":"Logic verification based on diagnosis techniques","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2045081730","doi":"https://doi.org/10.1145/1119772.1119791","mag":"2045081730"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andreas Veneris","raw_affiliation_strings":["University of Toronto, Toronto, ON","Dept. ECE & CS, Toronto Univ., Ont., Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. ECE & CS, Toronto Univ., Ont., Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005255744","display_name":"Alexander Smith","orcid":"https://orcid.org/0000-0002-1625-1299"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Alexander Smith","raw_affiliation_strings":["University of Toronto, Toronto, ON","University of Toronto , Toronto, ON,"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Toronto, ON","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"University of Toronto , Toronto, ON,","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011349515","display_name":"Magdy S. Abadir","orcid":"https://orcid.org/0000-0003-4046-2472"},"institutions":[{"id":"https://openalex.org/I1333370159","display_name":"Motorola (United States)","ror":"https://ror.org/01hafxd32","country_code":"US","type":"company","lineage":["https://openalex.org/I1333370159"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy S. Abadir","raw_affiliation_strings":["Motorola, Austin, TX","Motorola, Austin, TX#TAB#"],"affiliations":[{"raw_affiliation_string":"Motorola, Austin, TX","institution_ids":["https://openalex.org/I1333370159"]},{"raw_affiliation_string":"Motorola, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1333370159"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5009841786"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":1.238,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79990645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.8605802655220032},{"id":"https://openalex.org/keywords/controllability","display_name":"Controllability","score":0.7288804054260254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6504548788070679},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6474656462669373},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5627606511116028},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5470127463340759},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5401389598846436},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.512012779712677},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.46985331177711487},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4645998179912567},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.438070684671402},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.388033390045166},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3569351136684418},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33975017070770264},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3337574601173401},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21139633655548096},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12213781476020813}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.8605802655220032},{"id":"https://openalex.org/C48209547","wikidata":"https://www.wikidata.org/wiki/Q1331104","display_name":"Controllability","level":2,"score":0.7288804054260254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6504548788070679},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6474656462669373},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5627606511116028},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5470127463340759},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5401389598846436},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.512012779712677},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.46985331177711487},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4645998179912567},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.438070684671402},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.388033390045166},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3569351136684418},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33975017070770264},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3337574601173401},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21139633655548096},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12213781476020813},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1119772.1119791","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119791","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.373.3054","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.373.3054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.york.ac.uk/rts/docs/SIGDA-Compendium-1994-2004/papers/2003/aspdac03/pdffiles/01d_2.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.8.1520","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.8.1520","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.utoronto.ca/~veneris/3aspdac.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.44999998807907104,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1655085154","https://openalex.org/W1879281873","https://openalex.org/W1991547699","https://openalex.org/W2006414349","https://openalex.org/W2053446892","https://openalex.org/W2069560114","https://openalex.org/W2080267935","https://openalex.org/W2096541971","https://openalex.org/W2098306334","https://openalex.org/W2112770269","https://openalex.org/W2115559389","https://openalex.org/W2127735256","https://openalex.org/W2137035823","https://openalex.org/W2139171217","https://openalex.org/W2147897801","https://openalex.org/W2153576409","https://openalex.org/W2161764069","https://openalex.org/W2162226695","https://openalex.org/W2165430630","https://openalex.org/W2173124859"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2386022279","https://openalex.org/W1939541994","https://openalex.org/W573124066","https://openalex.org/W573531811","https://openalex.org/W2101877870","https://openalex.org/W2066871890"],"abstract_inverted_index":{"We":[0,73],"present":[1,79],"a":[2],"formal":[3],"logic":[4,14,25],"verification":[5],"methodology":[6],"for":[7],"combinational":[8],"circuits.":[9],"The":[10,53],"method":[11,54],"uses":[12],"simulation,":[13],"diagnosis":[15],"and":[16,42,78],"ATPG":[17],"to":[18,57,61,81],"identify":[19],"circuit":[20],"lines":[21],"that":[22,35],"implement":[23],"equivalent":[24],"functions":[26],"efficiently.":[27],"One":[28],"advantage":[29],"of":[30],"the":[31],"proposed":[32],"technique":[33],"is":[34,55],"it":[36],"identifies":[37],"line":[38],"equivalences":[39],"under":[40],"controllability":[41],"observability":[43],"don't":[44],"care":[45],"conditions,":[46],"while":[47],"not":[48],"suffering":[49],"from":[50,69],"false":[51],"negatives.":[52],"easy":[56],"implement,":[58],"and,":[59],"due":[60],"its":[62,83],"general":[63],"nature,":[64],"existing":[65],"techniques":[66],"can":[67],"benefit":[68],"ideas":[70],"described":[71],"here.":[72],"also":[74],"give":[75],"implementation":[76],"details":[77],"experiments":[80],"confirm":[82],"potential.":[84]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}