{"id":"https://openalex.org/W2002041333","doi":"https://doi.org/10.1145/1119772.1119783","title":"Design tools for 3-D integrated circuits","display_name":"Design tools for 3-D integrated circuits","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2002041333","doi":"https://doi.org/10.1145/1119772.1119783","mag":"2002041333"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119783","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110555477","display_name":"Shamik Das","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shamik Das","raw_affiliation_strings":["M.I.T., Cambridge, MA","Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"M.I.T., Cambridge, MA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084128470","display_name":"Anantha P. Chandrakasan","orcid":"https://orcid.org/0000-0002-5977-2748"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anantha Chandrakasan","raw_affiliation_strings":["M.I.T., Cambridge, MA","Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"M.I.T., Cambridge, MA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085687046","display_name":"R. Reif","orcid":null},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Reif","raw_affiliation_strings":["M.I.T., Cambridge, MA","Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA"],"affiliations":[{"raw_affiliation_string":"M.I.T., Cambridge, MA","institution_ids":[]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Comput. Sci.. MIT, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5110555477"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":11.3323,"has_fulltext":false,"cited_by_count":108,"citation_normalized_percentile":{"value":0.98844455,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"53","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6001086831092834},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4485609531402588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20755553245544434},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19502121210098267}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6001086831092834},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4485609531402588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20755553245544434},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19502121210098267}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119783","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.2628","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.2628","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/01b_5.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309321","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1537490912","https://openalex.org/W1649842099","https://openalex.org/W1979569488","https://openalex.org/W1980746862","https://openalex.org/W1984954427","https://openalex.org/W1987786682","https://openalex.org/W2005226599","https://openalex.org/W2032145219","https://openalex.org/W2100484740","https://openalex.org/W2102502584","https://openalex.org/W2116580823","https://openalex.org/W2120970098","https://openalex.org/W2142184646","https://openalex.org/W2149910953","https://openalex.org/W2168126808","https://openalex.org/W2168506183","https://openalex.org/W2172669402","https://openalex.org/W2178194959"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"We":[0,38],"present":[1],"a":[2,14],"set":[3],"of":[4,43],"design":[5],"tools":[6,12,48],"for":[7,33],"3-D":[8,15,52],"Integration.":[9],"Using":[10],"these":[11,47],"-":[13,25],"standard-cell":[16,30],"placement":[17],"tool,":[18,21],"global":[19],"routing":[20],"and":[22,49],"layout":[23],"editor":[24],"we":[26,63],"have":[27,39],"targeted":[28],"existing":[29],"circuit":[31],"netlists":[32],"fabrication":[34],"using":[35,46],"wafer":[36],"bonding.":[37],"analyzed":[40],"the":[41],"performance":[42],"several":[44],"circuits":[45],"find":[50],"that":[51],"integration":[53],"provides":[54],"significant":[55],"benefits.":[56],"For":[57],"example,":[58],"relative":[59],"to":[60,68],"single-die":[61],"placement,":[62],"observe":[64],"on":[65],"average":[66],"28%":[67],"51%":[69],"reduction":[70],"in":[71],"total":[72],"wire":[73],"length.":[74]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":10}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}