{"id":"https://openalex.org/W2052936141","doi":"https://doi.org/10.1145/1119772.1119777","title":"Memory access pattern analysis and stream cache design for multimedia applications","display_name":"Memory access pattern analysis and stream cache design for multimedia applications","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2052936141","doi":"https://doi.org/10.1145/1119772.1119777","mag":"2052936141"},"language":"en","primary_location":{"id":"doi:10.1145/1119772.1119777","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100435070","display_name":"Jung\u00adhee Lee","orcid":"https://orcid.org/0000-0003-0733-0136"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Junghee Lee","raw_affiliation_strings":["Seoul National University, Seoul, Korea","Sch. of Electr. Eng. & comput. Sci., Seoul Nat. Univ., South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & comput. Sci., Seoul Nat. Univ., South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086562185","display_name":"Chanik Park","orcid":"https://orcid.org/0000-0002-1909-7936"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chanik Park","raw_affiliation_strings":["Software Center, Samsung Electronics, Seoul, Korea","Software Center, Samsung Electronics, Seoul, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Software Center, Samsung Electronics, Seoul, Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Software Center, Samsung Electronics, Seoul, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029793438","display_name":"Soonhoi Ha","orcid":"https://orcid.org/0000-0001-7472-9142"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soonhoi Ha","raw_affiliation_strings":["Seoul National University, Seoul, Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100435070"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.742,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.7197083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"22","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8904839158058167},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.7916789054870605},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7280282974243164},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5297932028770447},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4900249242782593},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.4809114933013916},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.4409814774990082},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4349002242088318},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4266558587551117},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.42183834314346313},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31901776790618896},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.23794010281562805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2310759425163269}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8904839158058167},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.7916789054870605},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7280282974243164},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5297932028770447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4900249242782593},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.4809114933013916},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.4409814774990082},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4349002242088318},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4266558587551117},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.42183834314346313},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31901776790618896},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.23794010281562805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2310759425163269},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1119772.1119777","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1119772.1119777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2003 conference on Asia South Pacific design automation  - ASPDAC","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.387.7364","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.387.7364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cecs.uci.edu/~papers/compendium94-03/papers/2003/aspdac03/pdffiles/01a_4.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1737297434","https://openalex.org/W2045999394","https://openalex.org/W2096890878","https://openalex.org/W2125305952","https://openalex.org/W2126915506","https://openalex.org/W2133287941","https://openalex.org/W2143285027","https://openalex.org/W2159767828","https://openalex.org/W2161578546","https://openalex.org/W2171006257"],"related_works":["https://openalex.org/W2020176098","https://openalex.org/W2539712666","https://openalex.org/W2012518269","https://openalex.org/W2363672756","https://openalex.org/W2086718556","https://openalex.org/W1496086148","https://openalex.org/W2077899426","https://openalex.org/W1860107648","https://openalex.org/W1863436361","https://openalex.org/W1965891727"],"abstract_inverted_index":{"Memory":[0],"system":[1],"is":[2,30,64,85],"a":[3,79],"major":[4],"performance":[5,107],"and":[6,67],"power":[7],"bottleneck":[8],"in":[9],"embedded":[10],"systems":[11],"especially":[12],"for":[13,37],"multimedia":[14,17],"applications.":[15],"Most":[16],"applications":[18],"access":[19,27,53,92],"stream":[20,95,100],"type":[21],"of":[22,90],"data":[23,39,91],"structures":[24],"with":[25,94,110],"regular":[26,52],"patterns.":[28,54],"It":[29],"observed":[31],"that":[32,84],"conventional":[33,112],"caches":[34],"behave":[35],"poorly":[36],"stream-type":[38],"structure.":[40],"Therefore,":[41],"prediction-based":[42],"prefetching":[43,82],"techniques":[44],"have":[45],"been":[46],"extensively":[47],"researched":[48],"to":[49],"exploit":[50],"the":[51,59,62,98,111],"Prefetching,":[55],"however,":[56],"may":[57],"pollute":[58],"cache":[60,101,113],"if":[61],"prediction":[63,71],"not":[65],"accurate":[66],"needs":[68],"extra":[69],"hardware":[70,81],"logic.":[72],"To":[73],"overcome":[74],"these":[75],"problems,":[76],"we":[77,103],"propose":[78],"novel":[80],"technique":[83],"assisted":[86],"by":[87],"static":[88],"analysis":[89],"pattern":[93],"caches.":[96],"With":[97],"proposed":[99],"architecture,":[102],"could":[104],"achieve":[105],"significant":[106],"improvement":[108],"compared":[109],"architecture.":[114]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}