{"id":"https://openalex.org/W2033148011","doi":"https://doi.org/10.1145/1117278.1117289","title":"Post-placement interconnect entropy","display_name":"Post-placement interconnect entropy","publication_year":2006,"publication_date":"2006-03-04","ids":{"openalex":"https://openalex.org/W2033148011","doi":"https://doi.org/10.1145/1117278.1117289","mag":"2033148011"},"language":"en","primary_location":{"id":"doi:10.1145/1117278.1117289","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117278.1117289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international workshop on System-level interconnect prediction","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100852727","display_name":"Wenyi Feng","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Wenyi Feng","raw_affiliation_strings":["Actel Corporation, Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076157491","display_name":"Jonathan Greene","orcid":"https://orcid.org/0000-0002-7038-6629"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jonathan W. Greene","raw_affiliation_strings":["Actel Corporation, Mountain View, CA"],"affiliations":[{"raw_affiliation_string":"Actel Corporation, Mountain View, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100852727"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1283,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78706358,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8992539644241333},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6589533090591431},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.6317589282989502},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.5402891039848328},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5055181980133057},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5043305158615112},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.490567147731781},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.4577121138572693},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44676366448402405},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42788761854171753},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41372326016426086},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4046475887298584},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.38253217935562134},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3214167654514313},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31982967257499695},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.22625645995140076},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1097378134727478},{"id":"https://openalex.org/keywords/mathematical-analysis","display_name":"Mathematical analysis","score":0.10870346426963806},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.10160163044929504}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8992539644241333},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6589533090591431},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.6317589282989502},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.5402891039848328},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5055181980133057},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5043305158615112},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.490567147731781},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.4577121138572693},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44676366448402405},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42788761854171753},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41372326016426086},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4046475887298584},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.38253217935562134},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3214167654514313},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31982967257499695},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.22625645995140076},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1097378134727478},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.10870346426963806},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.10160163044929504},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117278.1117289","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117278.1117289","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 international workshop on System-level interconnect prediction","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1517677806","https://openalex.org/W1522950391","https://openalex.org/W1523051745","https://openalex.org/W1590243758","https://openalex.org/W1970296212","https://openalex.org/W1995875735","https://openalex.org/W2002067645","https://openalex.org/W2011786775","https://openalex.org/W2015540924","https://openalex.org/W2015590221","https://openalex.org/W2016100804","https://openalex.org/W2028954821","https://openalex.org/W2039288205","https://openalex.org/W2048893233","https://openalex.org/W2055926406","https://openalex.org/W2077534064","https://openalex.org/W2139243942","https://openalex.org/W2141473386","https://openalex.org/W2146185334","https://openalex.org/W2147506855","https://openalex.org/W2167501335"],"related_works":["https://openalex.org/W1603048359","https://openalex.org/W3149311759","https://openalex.org/W2109670648","https://openalex.org/W2120655977","https://openalex.org/W2000778050","https://openalex.org/W4233234973","https://openalex.org/W2157874690","https://openalex.org/W2540275465","https://openalex.org/W2155289750","https://openalex.org/W1964556228"],"abstract_inverted_index":{"We":[0,47,109,124],"introduce":[1],"the":[2,8,34,40,43,52,73,113,126,146],"concept":[3],"of":[4,11,33,37,75,97,116],"post-placement":[5],"interconnect":[6],"entropy:":[7],"minimal":[9],"number":[10,35,74,115],"bits":[12,77,106,118],"required":[13],"to":[14,25,112,128],"describe":[15],"a":[16,31,79,120],"well-placed":[17],"netlist,":[18],"which":[19],"has":[20],"connection":[21],"lengths":[22],"distributed":[23],"according":[24],"Rent's":[26],"rule.":[27],"The":[28,65],"entropy":[29,53,66],"is":[30,140],"function":[32],"N":[36,62],"cells":[38,101],"in":[39,78,119],"netlist":[41],"and":[42,56,133],"Rent":[44],"exponent":[45],"p.":[46],"derive":[48],"an":[49,68,141],"expression":[50],"for":[51,88,136],"per":[54,107],"cell":[55],"show":[57,134],"that":[58,135,144],"it":[59],"converges":[60],"as":[61],"approaches":[63],"infinity.":[64],"provides":[67],"achievable":[69],"lower":[70],"bound":[71,127],"on":[72],"configuration":[76,105,117],"programmable":[80],"logic":[81],"device.":[82],"Specific":[83],"numerical":[84],"values":[85],"are":[86],"computed":[87],"practical":[89],"situations.":[90],"For":[91],"example,":[92],"any":[93,137],"scalable":[94],"FPGA":[95,122],"composed":[96],"4-input":[98],"lookup":[99],"table":[100],"would":[102],"require":[103],"31":[104],"cell.":[108],"compare":[110],"this":[111],"actual":[114],"standard":[121],"architecture.":[123],"generalize":[125],"dimensions":[129],"higher":[130],"than":[131],"two,":[132],"p":[138],"there":[139],"optimal":[142],"dimension":[143],"minimizes":[145],"bound.":[147]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}