{"id":"https://openalex.org/W2003718260","doi":"https://doi.org/10.1145/1117201.1117260","title":"A Performance model for accelerating scientific applications on reconfigurable computers","display_name":"A Performance model for accelerating scientific applications on reconfigurable computers","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2003718260","doi":"https://doi.org/10.1145/1117201.1117260","mag":"2003718260"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117260","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080319525","display_name":"Ronald Scrofano","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ronald Scrofano","raw_affiliation_strings":["University of Southern California, Los Angeles, CA","University of Southern California,,,Los Angeles,CA,"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California,,,Los Angeles,CA,","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033166029","display_name":"Viktor K. Prasanna","orcid":"https://orcid.org/0000-0002-1609-8589"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viktor K. Prasanna","raw_affiliation_strings":["University of Southern California, Los Angeles, CA","University of Southern California,,,Los Angeles,CA,"],"affiliations":[{"raw_affiliation_string":"University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"University of Southern California,,,Los Angeles,CA,","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080319525"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.2787,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53638386,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"234","last_page":"234"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.8224524259567261},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8067152500152588},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7473007440567017},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5438050627708435},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.45833781361579895},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4566745460033417},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4431351125240326},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4364890456199646},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.42297104001045227},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41320380568504333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37008023262023926}],"concepts":[{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.8224524259567261},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8067152500152588},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7473007440567017},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5438050627708435},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.45833781361579895},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4566745460033417},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4431351125240326},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4364890456199646},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.42297104001045227},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41320380568504333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37008023262023926},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117260","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W4376647684","https://openalex.org/W2340647897"],"abstract_inverted_index":{"With":[0],"advances":[1],"in":[2,25,63,196],"reconfigurable":[3,16,35,44,55,97,120,137,145,159,171,182],"hardware,":[4,45,183],"especially":[5],"field-programmable":[6],"gate":[7],"arrays":[8],"(FPGAs),":[9],"it":[10],"has":[11,29],"become":[12],"possible":[13],"to":[14,18,99,157,204],"use":[15],"hardware":[17,56,146],"accelerate":[19],"complex":[20],"applications,":[21],"such":[22,184],"as":[23,46,48,185],"those":[24],"scientific":[26,65],"computing.":[27],"There":[28],"been":[30],"a":[31,64,92,119,197,212],"resulting":[32],"development":[33],"of":[34,104,136,177,194,208,211],"computers--computers":[36],"which":[37],"have":[38,90,200],"both":[39],"general":[40,142,166],"purpose":[41,143,167],"processors":[42,168],"and":[43,50,126,161,169,191,227],"well":[47],"memory":[49,190],"high-performance":[51],"interconnection":[52],"networks.":[53],"Oftentimes,":[54],"can":[57],"provide":[58],"fantastic":[59],"speed-ups":[60],"for":[61,96,147,179],"kernels":[62,70],"application":[66,117],"but":[67],"when":[68],"the":[69,75,78,101,108,123,133,158,165,170,181,186,192,202,206,224,228],"are":[71],"integrated":[72],"back":[73],"into":[74],"complete":[76],"application,":[77],"overall":[79],"speed-up":[80,109],"is":[81,155,231],"not":[82,107],"very":[83],"impressive.":[84],"To":[85],"address":[86],"this":[87],"problem,":[88],"we":[89],"developed":[91],"simple":[93],"performance":[94,130,207,226,230],"model":[95,131,203],"computers":[98],"facilitate":[100],"accurate":[102],"evaluation":[103],"whether":[105],"or":[106,140],"that":[110,154],"will":[111],"be":[112],"achieved":[113],"by":[114],"implementing":[115],"an":[116,209,217],"on":[118,216],"computer":[121],"justifies":[122],"implementation":[124,210],"effort":[125],"cost.":[127],"The":[128,221],"proposed":[129],"captures":[132,175],"main":[134],"features":[135],"computers:":[138],"one":[139],"more":[141],"processors;":[144],"acceleration;":[148],"memory,":[149],"spread":[150],"over":[151],"multiple":[152],"banks,":[153],"local":[156],"hardware;":[160],"limited":[162],"bandwidth":[163],"between":[164,188,223],"hardware.":[172],"It":[173],"also":[174],"issues":[176],"concern":[178],"using":[180],"relationship":[187],"off-chip":[189],"amount":[193],"parallelism":[195],"design.":[198],"We":[199],"used":[201],"predict":[205],"molecular":[213],"dynamics":[214],"simulation":[215],"SRC":[218],"6e":[219],"MAPstation.":[220],"error":[222],"predicted":[225],"actual":[229],"only":[232],"3.5%.":[233]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}