{"id":"https://openalex.org/W168603743","doi":"https://doi.org/10.1145/1117201.1117257","title":"Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic","display_name":"Efficient use of communications between an FPGA's embedded processor and its reconfigurable logic","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W168603743","doi":"https://doi.org/10.1145/1117201.1117257","mag":"168603743"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070576780","display_name":"Joshua Noseworthy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123572","display_name":"Mercury Systems (United States)","ror":"https://ror.org/02rd7bb97","country_code":"US","type":"company","lineage":["https://openalex.org/I4210123572"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joshua Noseworthy","raw_affiliation_strings":["Mercury Computer Systems, Chelmsford, MA"],"affiliations":[{"raw_affiliation_string":"Mercury Computer Systems, Chelmsford, MA","institution_ids":["https://openalex.org/I4210123572"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083047329","display_name":"Miriam Leeser","orcid":"https://orcid.org/0000-0002-5624-056X"},"institutions":[{"id":"https://openalex.org/I12912129","display_name":"Northeastern University","ror":"https://ror.org/04t5xt781","country_code":"US","type":"education","lineage":["https://openalex.org/I12912129"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miriam Leeser","raw_affiliation_strings":["Northeastern University, Boston, MA"],"affiliations":[{"raw_affiliation_string":"Northeastern University, Boston, MA","institution_ids":["https://openalex.org/I12912129"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5070576780"],"corresponding_institution_ids":["https://openalex.org/I4210123572"],"apc_list":null,"apc_paid":null,"fwci":0.5575,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.63033577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"233","last_page":"233"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9556000232696533,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.953499972820282,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625403881072998},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6207010746002197},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.586302638053894},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4940388798713684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45782551169395447},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.43631711602211}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625403881072998},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6207010746002197},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.586302638053894},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4940388798713684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45782551169395447},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.43631711602211}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1117201.1117257","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.87.1887","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.87.1887","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iec.cugb.edu.cn/WorldComp2006/ERS8189.pdf","raw_type":"text"},{"id":"mag:168603743","is_oa":false,"landing_page_url":"https://dblp.uni-trier.de/db/conf/ersa/ersa2006.html#NoseworthyL06","pdf_url":null,"source":{"id":"https://openalex.org/S4306509693","display_name":"ERSA","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"ERSA","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2103029987"],"related_works":["https://openalex.org/W2737774833","https://openalex.org/W1602611794","https://openalex.org/W2983856705","https://openalex.org/W2988831322","https://openalex.org/W1994652506","https://openalex.org/W83111984","https://openalex.org/W2129154773","https://openalex.org/W2370019600","https://openalex.org/W2119301516","https://openalex.org/W2022286672","https://openalex.org/W2013799307","https://openalex.org/W3144502270","https://openalex.org/W1592383156","https://openalex.org/W1936887644","https://openalex.org/W3143097686","https://openalex.org/W1511400836","https://openalex.org/W2357487036","https://openalex.org/W2167655076","https://openalex.org/W2487665796","https://openalex.org/W2167829143"],"abstract_inverted_index":{"Abstract":[0],"\u2014":[1],"Increasing":[2],"device":[3],"densities":[4],"allow":[5],"chip":[6],"manufacturers":[7],"to":[8,29,51,128,210],"integrate":[9],"more":[10,43],"functionality":[11],"onto":[12],"a":[13,70,78,117,122],"single":[14],"piece":[15],"of":[16,37,41,59,96,106,121,158,185,195],"silicon.":[17],"FPGA":[18,91,142,196],"manufacturers,":[19],"such":[20],"as":[21,77,167,169],"Xilinx":[22],"and":[23,32,88,139,216],"Altera,":[24],"use":[25,199],"these":[26],"additional":[27],"resources":[28],"further":[30],"diversify":[31],"improve":[33],"the":[34,42,57,60,85,89,101,104,107,110,130,137,140,149,156,159,175,182,188,193,200,207,214],"processing":[35],"capabilities":[36],"their":[38],"architectures.":[39],"One":[40],"recent":[44],"architectual":[45],"enhancements":[46],"that":[47,75,99,133,155,177,192,198],"has":[48],"been":[49],"made":[50],"Xilinx\u2019s":[52],"Virtex":[53],"family":[54],"architecture":[55],"is":[56,103],"introduction":[58],"PowerPC405":[61,86],"hard-core":[62],"embedded":[63,201],"processor.":[64],"In":[65],"this":[66],"paper":[67],"we":[68],"present":[69],"Software":[71,123],"Defined":[72,124],"Radio":[73,125],"Application":[74],"serves":[76],"vehicle":[79],"for":[80,181],"investigating":[81],"effective":[82],"communications":[83],"between":[84,136,213],"Processor":[87],"surrounding":[90,111,141,218],"fabric..":[92],"A":[93],"challenging":[94],"aspect":[95],"developing":[97],"applications":[98,197],"target":[100],"PowerPC":[102],"interfacing":[105],"processor":[108,138,202,215],"with":[109],"reconfigurable":[112],"logic.":[113],"We":[114],"have":[115],"implemented":[116],"dozen":[118],"different":[119,183],"versions":[120],"(SDR)":[126],"application":[127,161,162],"exercise":[129],"various":[131],"interfaces":[132,150,176],"enable":[134,211],"communication":[135,212],"fabric.":[143],"The":[144],"implementations":[145],"differ":[146],"only":[147],"in":[148,187],"used.":[151],"Our":[152],"results":[153],"indicate":[154],"performance":[157,194],"SDR":[160],"can":[163],"be":[164],"increased":[165],"by":[166,173,206],"much":[168],"60":[170],"percent":[171],"just":[172],"choosing":[174],"are":[178,203],"most":[179],"appropriate":[180],"types":[184],"data":[186],"implementation.":[189],"This":[190],"demonstrates":[191],"dramatically":[204],"effected":[205],"mechanisms":[208],"chosen":[209],"its":[217],"resources.":[219],"I.":[220]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}