{"id":"https://openalex.org/W2017275473","doi":"https://doi.org/10.1145/1117201.1117253","title":"The routability of multiprocessor network topologies in FPGAs","display_name":"The routability of multiprocessor network topologies in FPGAs","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2017275473","doi":"https://doi.org/10.1145/1117201.1117253","mag":"2017275473"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117253","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055154281","display_name":"Manuel Salda\u00f1a","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Manuel Salda\u00f1a","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062627025","display_name":"Lesley Shannon","orcid":"https://orcid.org/0000-0002-7050-6184"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lesley Shannon","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035437657","display_name":"Paul Chow","orcid":"https://orcid.org/0000-0002-0523-7117"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Paul Chow","raw_affiliation_strings":["University of Toronto, Ontario, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto, Ontario, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055154281"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.7161,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.9083852,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"232","last_page":"232"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7917704582214355},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7642024755477905},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6928076148033142},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6819654703140259},{"id":"https://openalex.org/keywords/hypercube","display_name":"Hypercube","score":0.510784387588501},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4601934254169464},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43261343240737915},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4310445487499237},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.426904559135437},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.42491015791893005},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42317354679107666},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.41892555356025696},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3424077033996582},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.28491902351379395},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19901490211486816},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07789087295532227}],"concepts":[{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7917704582214355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7642024755477905},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6928076148033142},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6819654703140259},{"id":"https://openalex.org/C50820777","wikidata":"https://www.wikidata.org/wiki/Q213723","display_name":"Hypercube","level":2,"score":0.510784387588501},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4601934254169464},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43261343240737915},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4310445487499237},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.426904559135437},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.42491015791893005},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42317354679107666},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.41892555356025696},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3424077033996582},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.28491902351379395},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19901490211486816},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07789087295532227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117253","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W181052111","https://openalex.org/W1555458504","https://openalex.org/W2020465766","https://openalex.org/W2098156582","https://openalex.org/W2113615756","https://openalex.org/W2119677480","https://openalex.org/W2123184444","https://openalex.org/W2126213936","https://openalex.org/W2128728233","https://openalex.org/W2138371513","https://openalex.org/W2156538254","https://openalex.org/W2611640388","https://openalex.org/W3169463464"],"related_works":["https://openalex.org/W2408672689","https://openalex.org/W2164804258","https://openalex.org/W228919569","https://openalex.org/W3093207677","https://openalex.org/W1524302211","https://openalex.org/W2753964365","https://openalex.org/W2121806818","https://openalex.org/W2179700442","https://openalex.org/W2221439609","https://openalex.org/W1997332808"],"abstract_inverted_index":{"A":[0],"fundamental":[1,130],"difference":[2,131,171],"between":[3,172],"ASICs":[4,11],"and":[5,31,51,107,122,160,180],"FPGAs":[6,81,96],"is":[7,49,183],"that":[8,15,169,193,224],"wires":[9,35],"in":[10,45,80,132],"are":[12,59],"designed":[13],"such":[14,26,105],"they":[16,58],"match":[17],"the":[18,32,62,69,88,99,115,136,150,170,211,216,228,231,236],"requirements":[19,89],"of":[20,34,71,90,104,114,138,152,175,230,238],"a":[21,41,66,111,118,143,164,176,194,221],"particular":[22],"design.":[23],"Wire":[24],"parameters":[25],"as":[27],"length,":[28],"width,":[29],"layout":[30],"number":[33,237],"can":[36,197],"be":[37,198],"varied":[38],"to":[39,86,101,142,187,226],"implement":[40],"desired":[42],"circuit.":[43],"Conversely,":[44],"an":[46],"FPGA,":[47,166],"area":[48],"fixed":[50],"routing":[52,78,146,212],"resources":[53,213],"exist":[54],"whether":[55],"or":[56],"not":[57,184],"used,":[60],"so":[61],"goal":[63],"becomes":[64,110],"implementing":[65],"circuit":[67],"within":[68],"limits":[70],"available":[72,214],"resources.":[73],"The":[74],"architecture":[75],"for":[76],"existing":[77],"structures":[79],"has":[82],"evolved":[83],"over":[84],"time":[85],"suit":[87],"large,":[91],"localized":[92],"digital":[93],"circuits.":[94],"However,":[95],"now":[97],"have":[98],"capacity":[100],"host":[102],"networks":[103],"circuits,":[106],"system-level":[108],"interconnection":[109],"key":[112],"element":[113],"design":[116,120],"process.Following":[117],"standard":[119],"flow":[121],"using":[123],"commercial":[124],"tools,":[125],"we":[126,167],"investigate":[127],"how":[128],"this":[129],"resource":[133,173],"usage":[134],"affects":[135],"mapping":[137],"various":[139],"network":[140,155,196],"topologies":[141,156,182],"modern":[144],"FPGA":[145],"structure.":[147],"By":[148],"exploring":[149],"routability":[151],"different":[153],"multiprocessor":[154],"with":[157,200,206],"8,":[158],"16":[159,203],"32":[161,188,207],"nodes":[162,208],"on":[163,215,235],"single":[165],"show":[168,192],"utilization":[174],"ring,":[177],"star,":[178],"hypercube":[179],"mesh":[181],"significant":[185],"up":[186],"nodes.":[189,239],"We":[190,218],"also":[191,219],"fully-connected":[195],"implemented":[199],"at":[201],"least":[202],"nodes,":[204],"but":[205],"it":[209],"exceeds":[210],"FPGA.":[217],"derive":[220],"cost":[222],"metric":[223],"helps":[225],"estimate":[227],"impact":[229],"topology":[232],"selection":[233],"based":[234]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}