{"id":"https://openalex.org/W2075729609","doi":"https://doi.org/10.1145/1117201.1117248","title":"Configuration tools for a new multilevel hierarchical FPGA","display_name":"Configuration tools for a new multilevel hierarchical FPGA","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2075729609","doi":"https://doi.org/10.1145/1117201.1117248","mag":"2075729609"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111822030","display_name":"Zied Marrakchi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Marrakchi Zied","raw_affiliation_strings":["LIP6, 12, rue cuvier, Paris"],"affiliations":[{"raw_affiliation_string":"LIP6, 12, rue cuvier, Paris","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111651418","display_name":"M. E. Hayder","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mrabet Hayder","raw_affiliation_strings":["LIP6, 12, rue cuvier, Paris"],"affiliations":[{"raw_affiliation_string":"LIP6, 12, rue cuvier, Paris","institution_ids":["https://openalex.org/I4210159731"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103387882","display_name":"Mehrez Habib","orcid":null},"institutions":[{"id":"https://openalex.org/I4210159731","display_name":"Laboratoire de Recherche en Informatique de Paris 6","ror":"https://ror.org/05krcen59","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I39804081","https://openalex.org/I4210159245","https://openalex.org/I4210159731"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mehrez Habib","raw_affiliation_strings":["LIP6, 12, rue cuvier, Paris"],"affiliations":[{"raw_affiliation_string":"LIP6, 12, rue cuvier, Paris","institution_ids":["https://openalex.org/I4210159731"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111822030"],"corresponding_institution_ids":["https://openalex.org/I4210159731"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1352948,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"229","last_page":"229"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7551107406616211},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5305339097976685},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5113508105278015},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4891234040260315},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4715074598789215},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.451285183429718},{"id":"https://openalex.org/keywords/hierarchical-routing","display_name":"Hierarchical routing","score":0.42284369468688965},{"id":"https://openalex.org/keywords/hierarchical-network-model","display_name":"Hierarchical network model","score":0.4134029150009155},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4112602770328522},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.37783902883529663},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37706902623176575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28993329405784607},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.23468434810638428},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.21943193674087524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12224745750427246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7551107406616211},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5305339097976685},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5113508105278015},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4891234040260315},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4715074598789215},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.451285183429718},{"id":"https://openalex.org/C177818476","wikidata":"https://www.wikidata.org/wiki/Q12878103","display_name":"Hierarchical routing","level":5,"score":0.42284369468688965},{"id":"https://openalex.org/C64900535","wikidata":"https://www.wikidata.org/wiki/Q5753111","display_name":"Hierarchical network model","level":3,"score":0.4134029150009155},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4112602770328522},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.37783902883529663},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37706902623176575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28993329405784607},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.23468434810638428},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.21943193674087524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12224745750427246},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1117201.1117248","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01338217v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01338217","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"FPGA ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2006, Monterey, California, United States. pp.229-229, ⟨10.1145/1117201.1117248⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4399308252","https://openalex.org/W1973612436","https://openalex.org/W2010212882","https://openalex.org/W2062675274","https://openalex.org/W1593758000","https://openalex.org/W1540023126","https://openalex.org/W2166337697","https://openalex.org/W2135664288","https://openalex.org/W2128478847","https://openalex.org/W2183853284"],"abstract_inverted_index":{"International":[0],"audience":[1]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}