{"id":"https://openalex.org/W2019539199","doi":"https://doi.org/10.1145/1117201.1117245","title":"Testing embedded RAM modules in SRAM-based FPGAs","display_name":"Testing embedded RAM modules in SRAM-based FPGAs","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2019539199","doi":"https://doi.org/10.1145/1117201.1117245","mag":"2019539199"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117245","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014613583","display_name":"Mohammed Niamat","orcid":"https://orcid.org/0000-0002-1896-1569"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mohammed Y. Niamat","raw_affiliation_strings":["University of Toledo, Toledo, OH"],"affiliations":[{"raw_affiliation_string":"University of Toledo, Toledo, OH","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103446869","display_name":"Dinesh Nemade","orcid":null},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Nemade","raw_affiliation_strings":["University of Toledo, Toledo, OH"],"affiliations":[{"raw_affiliation_string":"University of Toledo, Toledo, OH","institution_ids":["https://openalex.org/I90871651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101868252","display_name":"Mohsin M. Jamali","orcid":"https://orcid.org/0000-0002-9723-9661"},"institutions":[{"id":"https://openalex.org/I90871651","display_name":"University of Toledo","ror":"https://ror.org/01pbdzh19","country_code":"US","type":"education","lineage":["https://openalex.org/I90871651"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohsin M. Jamali","raw_affiliation_strings":["University of Toledo, Toledo, OH"],"affiliations":[{"raw_affiliation_string":"University of Toledo, Toledo, OH","institution_ids":["https://openalex.org/I90871651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5014613583"],"corresponding_institution_ids":["https://openalex.org/I90871651"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08939731,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"228","last_page":"228"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8177353143692017},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7386044263839722},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7013661861419678},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.693060040473938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6196020841598511},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5659922957420349},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.523862361907959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.515968382358551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5019643306732178},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.4807310104370117},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3625640273094177},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07333645224571228}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8177353143692017},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7386044263839722},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7013661861419678},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.693060040473938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6196020841598511},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5659922957420349},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.523862361907959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.515968382358551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5019643306732178},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.4807310104370117},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3625640273094177},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07333645224571228},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117245","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117245","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W2122026593","https://openalex.org/W2383333355","https://openalex.org/W2144353363","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2389325540","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123"],"abstract_inverted_index":{"This":[0,192],"paper":[1,202],"presents":[2],"a":[3,116,205,214],"unique":[4,206],"scheme":[5,33,56,122,150,184,198,221],"for":[6,84],"testing":[7,80,225],"and":[8,64,250],"locating":[9,59,169],"multiple":[10],"stuck":[11],"at":[12,245],"faults":[13],"in":[14,46,49,67,76,137,140,156,173,196,200,210,243],"the":[15,28,40,43,47,60,65,77,81,93,124,134,153,157,166,170,175,183,187,197,211,218,224,233,246,251],"embedded":[16],"RAM":[17,23,44,62,110,135,158,176],"modules":[18,24,45,83,136,159,177],"of":[19,58,79,168,208,213],"SRAM-based":[20],"FPGAs.":[21],"The":[22,31,239],"are":[25,96,178,254],"tested":[26],"using":[27,123,144,204,256],"MATS++":[29,126],"algorithm.":[30,127],"interconnection":[32,121,207,220],"makes":[34],"it":[35,69,162],"possible":[36,130],"to":[37,105,131,232],"test":[38,52,103,106,132,142],"all":[39,133],"cells":[41],"within":[42],"FPGA":[48,139,240],"just":[50],"one":[51,141],"configuration.":[53],"A":[54],"diagnosis":[55],"capable":[57],"faulty":[61,154,171,188],"cell":[63,155],"CLB":[66,172,189],"which":[68,174],"is":[70,72,129,190,194,241],"located":[71],"also":[73,222],"developed.Considerable":[74],"research":[75],"area":[78],"LUT/RAM":[82],"SRAM":[85],"based":[86],"FPGAs":[87],"has":[88],"been":[89],"done":[90],"earlier.":[91],"However,":[92,147],"solutions":[94],"proposed":[95,219],"not":[97,164],"optimal":[98],"as":[99,230],"they":[100],"require":[101],"N":[102,108],"configurations":[104],"an":[107,138],"input":[109],"module.":[111],"One":[112],"such":[113],"solution":[114],"proposes":[115],"Pseudo":[117],"Shift":[118],"Register":[119],"(PSR)":[120],"shifted":[125],"It":[128],"configuration":[143],"this":[145,149,201],"approach.":[146],"although":[148],"can":[151],"detect":[152],"under":[160],"test,":[161],"does":[163],"have":[165],"capability":[167],"located.":[179],"In":[180,216],"other":[181],"words,":[182],"assumes":[185],"that":[186],"known.":[191],"drawback":[193],"eliminated":[195],"presented":[199],"by":[203,227,236],"CLBs":[209],"form":[212],"chain.":[215],"addition,":[217],"reduces":[223],"time":[226,234],"approximately":[228],"half":[229],"compared":[231],"taken":[235],"earlier":[237],"schemes.":[238],"modeled":[242],"VHDL":[244],"equivalent":[247],"gate":[248],"level":[249],"simulations":[252],"results":[253],"generated":[255],"ModelSim.":[257]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}