{"id":"https://openalex.org/W2109046561","doi":"https://doi.org/10.1145/1117201.1117243","title":"A type architecture for hybrid micro-parallel computers","display_name":"A type architecture for hybrid micro-parallel computers","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2109046561","doi":"https://doi.org/10.1145/1117201.1117243","mag":"2109046561"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117243","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054470518","display_name":"Benjamin Ylvisaker","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin Ylvisaker","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110927536","display_name":"Brian Van Essen","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brian Van Essen","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032101034","display_name":"Carl Ebeling","orcid":"https://orcid.org/0000-0001-5032-3615"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Ebeling","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054470518"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":1.5089,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.84673485,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"227","last_page":"227"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8297680616378784},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6885422468185425},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.6450107097625732},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6174441576004028},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5910549163818359},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.47528234124183655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.456811785697937},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4492703974246979},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41192013025283813},{"id":"https://openalex.org/keywords/source-lines-of-code","display_name":"Source lines of code","score":0.4100266098976135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2769817113876343},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2739386260509491}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8297680616378784},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6885422468185425},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.6450107097625732},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6174441576004028},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5910549163818359},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.47528234124183655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.456811785697937},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4492703974246979},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41192013025283813},{"id":"https://openalex.org/C199519371","wikidata":"https://www.wikidata.org/wiki/Q942695","display_name":"Source lines of code","level":3,"score":0.4100266098976135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2769817113876343},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2739386260509491},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117243","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W105298322","https://openalex.org/W1499156209","https://openalex.org/W1522086282","https://openalex.org/W1568192366","https://openalex.org/W1578265651","https://openalex.org/W1587952852","https://openalex.org/W1686420892","https://openalex.org/W1822968287","https://openalex.org/W1974169079","https://openalex.org/W1992393251","https://openalex.org/W2008165887","https://openalex.org/W2014259743","https://openalex.org/W2030922743","https://openalex.org/W2056999868","https://openalex.org/W2080285119","https://openalex.org/W2086485856","https://openalex.org/W2090068045","https://openalex.org/W2095887037","https://openalex.org/W2112432448","https://openalex.org/W2112528647","https://openalex.org/W2123412205","https://openalex.org/W2141227720","https://openalex.org/W2147065211","https://openalex.org/W2171532807"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2918361313","https://openalex.org/W1608572506","https://openalex.org/W4200536635","https://openalex.org/W2611005572"],"abstract_inverted_index":{"Programmable":[0],"spatial":[1,71,75,97,112,123],"fabrics,":[2,124],"such":[3],"as":[4,37,40,170],"FPGAs,":[5],"can":[6,168,197],"provide":[7],"some":[8,79],"of":[9,15,25,60,81,85,108,128,135,144,194,209],"the":[10,20,82,106,129,133,161,207],"performance":[11],"and":[12,23,111,120,142,178,191,202],"efficiency":[13],"benefits":[14],"custom":[16],"hardware":[17,86,179,203],"while":[18],"retaining":[19],"low":[21],"cost":[22],"flexibility":[24],"reprogrammable":[26],"architectures.":[27],"However,":[28],"these":[29],"fine-grained":[30],"parallel":[31],"architectures":[32,76],"still":[33,77],"have":[34,99],"not":[35,66],"been":[36],"widely":[38],"adopted":[39],"many":[41],"believe":[42],"they":[43],"could":[44],"be":[45],"for":[46,165,173],"computationally":[47],"intensive":[48],"applications.":[49],"The":[50],"problem":[51],"is":[52],"two-fold:":[53],"First,":[54],"most":[55],"applications":[56],"contain":[57],"substantial":[58],"amounts":[59],"mostly":[61],"sequential":[62,93,110,166],"code":[63,113],"that":[64,90],"does":[65],"execute":[67],"efficiently":[68],"on":[69],"a":[70,92,96,115,136,153],"fabric.":[72],"Second,":[73],"programming":[74,118,145],"requires":[78],"knowledge":[80],"arcane":[83],"arts":[84],"engineering.Recently,":[87],"hybrid":[88,103,210],"processors":[89],"integrate":[91],"processor":[94],"with":[95],"fabric":[98],"become":[100],"prevalent.":[101],"While":[102],"computers":[104],"ease":[105],"burden":[107],"integrating":[109],"in":[114,132],"single":[116],"application,":[117],"them,":[119],"particularly":[121],"their":[122],"remains":[125],"challenging.":[126],"Part":[127],"difficulty":[130],"lies":[131],"lack":[134],"commonly":[137],"agreed":[138],"upon":[139],"computational":[140],"model":[141,158,185],"family":[143],"languages.To":[146],"address":[147],"this":[148,184],"challenge,":[149],"we":[150],"are":[151],"developing":[152],"new":[154],"type":[155],"architecture--an":[156],"abstract":[157],"analogous":[159],"to":[160,187],"von":[162],"Neumann":[163],"machine":[164],"computers--that":[167],"serve":[169],"common":[171],"ground":[172],"algorithm":[174],"designers,":[175,177],"language":[176],"architects.":[180],"We":[181],"show":[182],"how":[183,195],"applies":[186],"several":[188],"relevant":[189],"architectures,":[190],"present":[192],"examples":[193],"it":[196],"effectively":[198],"inform":[199],"algorithm,":[200],"language,":[201],"design,":[204],"thereby":[205],"improving":[206],"programmability":[208],"processors.":[211]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}