{"id":"https://openalex.org/W2001576395","doi":"https://doi.org/10.1145/1117201.1117229","title":"Power-aware RAM mapping for FPGA embedded memory blocks","display_name":"Power-aware RAM mapping for FPGA embedded memory blocks","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2001576395","doi":"https://doi.org/10.1145/1117201.1117229","mag":"2001576395"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["University of Massachusetts"],"affiliations":[{"raw_affiliation_string":"University of Massachusetts","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Altera Toronto Technology Centre, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera Toronto Technology Centre, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007967887","display_name":"David Neto","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Neto","raw_affiliation_strings":["Altera Toronto Technology Centre, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Altera Toronto Technology Centre, Toronto, ON, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058771846","display_name":"Thiagaraja Gopalsamy","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Thiagaraja Gopalsamy","raw_affiliation_strings":["Altera Corporation, San Jose, CA"],"affiliations":[{"raw_affiliation_string":"Altera Corporation, San Jose, CA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012168703"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.2571,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.94101495,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"198"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8115661144256592},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8085147142410278},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6162258386611938},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5295392274856567},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5211958289146423},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4963422417640686},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4939778447151184},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4923743009567261},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4733288884162903},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4723083972930908},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4694103002548218},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42742401361465454},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4015681743621826},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3727312684059143},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.2434237003326416},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13327306509017944}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8115661144256592},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8085147142410278},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6162258386611938},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5295392274856567},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5211958289146423},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4963422417640686},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4939778447151184},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4923743009567261},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4733288884162903},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4723083972930908},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4694103002548218},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42742401361465454},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4015681743621826},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3727312684059143},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.2434237003326416},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13327306509017944},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1117201.1117229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.73.8540","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.73.8540","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ecs.umass.edu/ece/tessier/fpga06-rampower.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.773","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~vaughn/papers/fpga2006.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1493629500","https://openalex.org/W1898890050","https://openalex.org/W2034928524","https://openalex.org/W2056541597","https://openalex.org/W2058320534","https://openalex.org/W2101356024","https://openalex.org/W2103397514","https://openalex.org/W2111098157","https://openalex.org/W2135543753","https://openalex.org/W2149200273","https://openalex.org/W2154325696","https://openalex.org/W2165953915","https://openalex.org/W4232928503"],"related_works":["https://openalex.org/W4242495027","https://openalex.org/W4238754064","https://openalex.org/W2019238062","https://openalex.org/W3008068282","https://openalex.org/W1455439291","https://openalex.org/W2062140197","https://openalex.org/W3170849636","https://openalex.org/W2898989424","https://openalex.org/W1976484404","https://openalex.org/W3002942576"],"abstract_inverted_index":{"Embedded":[0],"memory":[1,18,38,63,68,84,119],"blocks":[2],"are":[3,45,58],"important":[4],"resources":[5,39],"in":[6,142],"contemporary":[7],"FPGA":[8,36,67,102,109],"devices.":[9],"When":[10],"targeting":[11],"FPGAs,":[12],"application":[13],"designers":[14],"often":[15],"specify":[16],"high-level":[17],"functions":[19],"which":[20,60],"exhibit":[21],"a":[22,50,79,100,138],"range":[23,80],"of":[24,52,81],"sizes":[25],"and":[26,87,104,127],"control":[27],"structures.":[28],"These":[29,71],"logical":[30],"memories":[31],"must":[32],"be":[33,123,133],"mapped":[34],"to":[35,65],"embedded":[37,83,118],"such":[40],"that":[41],"physical":[42],"design":[43,143],"objectives":[44],"met.":[46],"In":[47],"this":[48],"work":[49],"set":[51],"power-aware":[53],"logical-to-physical":[54],"RAM":[55,74],"mapping":[56],"algorithms":[57,72],"described":[59],"convert":[61],"user-defined":[62],"specifications":[64],"on-chip":[66],"block":[69,85],"resources.":[70],"minimize":[73],"dynamic":[75,120,130],"power":[76,121,131],"by":[77,125,135],"evaluating":[78],"possible":[82],"mappings":[86],"selecting":[88],"the":[89],"most":[90],"power-efficient":[91],"choice.":[92],"Our":[93],"automated":[94],"approach":[95],"has":[96],"been":[97],"integrated":[98],"into":[99],"commercial":[101],"compiler":[103],"tested":[105],"with":[106,137],"40":[107],"large":[108],"benchmarks.":[110],"Through":[111],"experimentation,":[112],"we":[113],"show":[114],"that,":[115],"on":[116],"average,":[117],"can":[122,132],"reduced":[124,134],"21%":[126],"overall":[128],"core":[129],"7%":[136],"minimal":[139],"loss":[140],"(1%)":[141],"performance.":[144]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}