{"id":"https://openalex.org/W2023992556","doi":"https://doi.org/10.1145/1117201.1117228","title":"Combining module selection and resource sharing for efficient FPGA pipeline synthesis","display_name":"Combining module selection and resource sharing for efficient FPGA pipeline synthesis","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2023992556","doi":"https://doi.org/10.1145/1117201.1117228","mag":"2023992556"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117228","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034545708","display_name":"Welson Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Welson Sun","raw_affiliation_strings":["Brigham Young University, UT","Brigham Young Univ., UT#TAB#"],"affiliations":[{"raw_affiliation_string":"Brigham Young University, UT","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Brigham Young Univ., UT#TAB#","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041342112","display_name":"Michael Wirthlin","orcid":"https://orcid.org/0000-0003-0328-6713"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael J. Wirthlin","raw_affiliation_strings":["Brigham Young University, UT","Brigham Young Univ., UT#TAB#"],"affiliations":[{"raw_affiliation_string":"Brigham Young University, UT","institution_ids":["https://openalex.org/I100005738"]},{"raw_affiliation_string":"Brigham Young Univ., UT#TAB#","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014827775","display_name":"Stephen Neuendorffer","orcid":"https://orcid.org/0000-0003-2956-8428"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Neuendorffer","raw_affiliation_strings":["Xilinx Research Lab, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Lab, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034545708"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":2.2299,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.87098824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"179","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8034204840660095},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6928122639656067},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6403135061264038},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6369904279708862},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6285430192947388},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5546181797981262},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5316334962844849},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48189598321914673},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.47741711139678955},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4617118835449219},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44957882165908813},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44511494040489197},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4442322850227356},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4227052330970764},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4158337712287903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32801464200019836},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25340914726257324},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15466010570526123},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13621628284454346},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11465376615524292}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8034204840660095},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6928122639656067},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6403135061264038},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6369904279708862},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6285430192947388},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5546181797981262},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5316334962844849},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48189598321914673},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.47741711139678955},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4617118835449219},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44957882165908813},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44511494040489197},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4442322850227356},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4227052330970764},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4158337712287903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32801464200019836},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25340914726257324},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15466010570526123},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13621628284454346},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11465376615524292},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117228","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1509868429","https://openalex.org/W2020391110","https://openalex.org/W2021489974","https://openalex.org/W2087656024","https://openalex.org/W2098476852","https://openalex.org/W2099063334","https://openalex.org/W2100596926","https://openalex.org/W2112566557","https://openalex.org/W2122867301","https://openalex.org/W2123412205","https://openalex.org/W2139709520","https://openalex.org/W2153844238","https://openalex.org/W2155325307","https://openalex.org/W2158583421","https://openalex.org/W2168675540","https://openalex.org/W2171482320","https://openalex.org/W3157702951","https://openalex.org/W4235578650","https://openalex.org/W4254156796","https://openalex.org/W6674573353"],"related_works":["https://openalex.org/W2064431979","https://openalex.org/W2196541947","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2295153704","https://openalex.org/W3013057549","https://openalex.org/W1980040075","https://openalex.org/W1490270176","https://openalex.org/W1604320855","https://openalex.org/W1972821547"],"abstract_inverted_index":{"In":[0,42],"FPGA":[1],"designs":[2],"significant":[3,138],"area":[4,112,139],"savings":[5,140],"can":[6,136],"be":[7],"achieved":[8],"by":[9,17,34],"using":[10],"slower,":[11],"more":[12],"area-efficient":[13],"circuit":[14,20,75,95,117],"modules":[15],"or":[16],"time-multiplexing":[18],"faster":[19],"modules.":[21],"Unfortunately,":[22],"the":[23,35,111,115],"ability":[24],"of":[25,38,69,74,114],"designers":[26],"to":[27,44,91,109,142],"manually":[28],"make":[29],"such":[30],"trade-offs":[31],"is":[32,67],"limited":[33],"large":[36],"number":[37],"different":[39],"architectural":[40],"possibilities.":[41],"order":[43],"automatically":[45],"perform":[46],"these":[47,134],"trade-offs,":[48],"we":[49],"have":[50],"developed":[51],"a":[52,61,72,80,97,120],"synthesis":[53,81,98],"methodology":[54,66],"that":[55,127],"generates":[56],"pipelined":[57],"data-path":[58],"circuits":[59],"from":[60],"high-level":[62],"data-flow":[63],"specification.":[64],"This":[65],"capable":[68],"selecting":[70],"among":[71],"variety":[73],"implementations":[76],"for":[77,129],"each":[78,94],"operation,":[79],"technique":[82,99],"often":[83,100],"called":[84,101],"module":[85],"selection,":[86],"and":[87],"generating":[88],"control":[89],"logic":[90],"time":[92],"multiplexing":[93],"module,":[96],"resource":[102],"sharing.":[103],"These":[104],"techniques":[105,135],"are":[106],"applied":[107],"together":[108],"minimize":[110],"cost":[113],"resulting":[116],"while":[118],"meeting":[119],"user-specified":[121],"minimum":[122],"throughput":[123],"constraint.":[124],"We":[125],"show":[126],"even":[128],"small":[130],"benchmark":[131],"circuits,":[132],"combining":[133],"offer":[137],"relative":[141],"applying":[143],"them":[144],"alone.":[145]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}