{"id":"https://openalex.org/W2056804345","doi":"https://doi.org/10.1145/1117201.1117215","title":"Yield enhancements of design-specific FPGAs","display_name":"Yield enhancements of design-specific FPGAs","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2056804345","doi":"https://doi.org/10.1145/1117201.1117215","mag":"2056804345"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117215","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005697949","display_name":"Nicola Campregher","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Nicola Campregher","raw_affiliation_strings":["Imperial College London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091532722","display_name":"Peter Y. K. Cheung","orcid":"https://orcid.org/0000-0002-8236-1816"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Peter Y. K. Cheung","raw_affiliation_strings":["Imperial College London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029829952","display_name":"George A. Constantinides","orcid":"https://orcid.org/0000-0002-0201-310X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"George A. Constantinides","raw_affiliation_strings":["Imperial College London, UK","Imperial College , London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Imperial College , London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075098623","display_name":"Milan Vasilko","orcid":null},"institutions":[{"id":"https://openalex.org/I9300472","display_name":"Bournemouth University","ror":"https://ror.org/05wwcw481","country_code":"GB","type":"education","lineage":["https://openalex.org/I9300472"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Milan Vasilko","raw_affiliation_strings":["Bournemouth University, UK"],"affiliations":[{"raw_affiliation_string":"Bournemouth University, UK","institution_ids":["https://openalex.org/I9300472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005697949"],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":2.2565,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.87736447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"93","last_page":"100"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8735322952270508},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6442742943763733},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5975641012191772},{"id":"https://openalex.org/keywords/limiting","display_name":"Limiting","score":0.5783213973045349},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.538438618183136},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4604310393333435},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.45274150371551514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34832555055618286},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2743377089500427}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8735322952270508},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6442742943763733},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5975641012191772},{"id":"https://openalex.org/C188198153","wikidata":"https://www.wikidata.org/wiki/Q1613840","display_name":"Limiting","level":2,"score":0.5783213973045349},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.538438618183136},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4604310393333435},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.45274150371551514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34832555055618286},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2743377089500427},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117215","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117215","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G6672801631","display_name":null,"funder_award_id":"EP/E00024X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320323180","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1558796979","https://openalex.org/W1586108187","https://openalex.org/W1972641423","https://openalex.org/W2030641935","https://openalex.org/W2103825209","https://openalex.org/W2124334694","https://openalex.org/W2139637699","https://openalex.org/W2161778007","https://openalex.org/W2321486756"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"The":[0],"high":[1],"unit":[2],"cost":[3,36],"of":[4,23,30,46,57,72,93,98],"FPGA":[5,24,101],"devices":[6,48],"often":[7],"deters":[8],"their":[9],"use":[10],"beyond":[11],"the":[12,21,28,44,55,70,94,99],"prototyping":[13],"stage.":[14],"Efforts":[15],"have":[16],"been":[17],"made":[18],"to":[19],"reduce":[20],"part-cost":[22],"devices,":[25],"resulting":[26],"in":[27,49,60],"development":[29],"Design-Specific":[31,61,100],"FPGAs.":[32,62],"These":[33],"parts":[34],"offer":[35],"reductions":[37],"by":[38],"limiting":[39],"manufacturing":[40,121],"tests":[41],"and":[42,107],"improving":[43],"number":[45],"working":[47],"a":[50,74,90],"wafer.":[51],"This":[52],"paper":[53],"addresses":[54],"issue":[56],"yield":[58,87,96],"enhancement":[59],"In":[63],"this":[64,115],"paper,":[65],"an":[66],"analytical":[67],"model":[68],"predicting":[69],"probability":[71],"mapping":[73],"specific":[75],"design":[76],"onto":[77],"potentially":[78],"defective":[79],"FPGAs":[80],"is":[81,103,112],"developed.":[82],"When":[83],"combined":[84],"with":[85,119],"existing":[86],"modelling":[88],"techniques,":[89],"quantitative":[91],"measure":[92],"potential":[95],"improvements":[97],"approach":[102],"reported":[104],"for":[105,127],"current":[106,120],"future":[108],"technology":[109,129],"nodes.":[110],"It":[111],"found":[113],"that":[114],"approach,":[116],"while":[117],"beneficial":[118],"technology,":[122],"may":[123],"not":[124],"be":[125],"suitable":[126],"22nm":[128],"or":[130],"beyond.":[131]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}