{"id":"https://openalex.org/W1982779647","doi":"https://doi.org/10.1145/1117201.1117212","title":"Modeling the data-dependent performance of pattern-matching architectures","display_name":"Modeling the data-dependent performance of pattern-matching architectures","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W1982779647","doi":"https://doi.org/10.1145/1117201.1117212","mag":"1982779647"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117212","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111553856","display_name":"Christopher Clark","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Christopher R. Clark","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004759725","display_name":"D.E. Schimmel","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David E. Schimmel","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111553856"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.115,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76580871,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"73","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8082320690155029},{"id":"https://openalex.org/keywords/pattern-matching","display_name":"Pattern matching","score":0.803450882434845},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6810905933380127},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.6160600781440735},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5735491514205933},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5160012245178223},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49229374527931213},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.4552336037158966},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.42675432562828064},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4028536379337311},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3647578954696655},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35510653257369995},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21443524956703186},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19525370001792908},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09904012084007263},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09589877724647522}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8082320690155029},{"id":"https://openalex.org/C68859911","wikidata":"https://www.wikidata.org/wiki/Q1503724","display_name":"Pattern matching","level":2,"score":0.803450882434845},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6810905933380127},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.6160600781440735},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5735491514205933},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5160012245178223},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49229374527931213},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.4552336037158966},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.42675432562828064},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4028536379337311},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3647578954696655},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35510653257369995},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21443524956703186},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19525370001792908},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09904012084007263},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09589877724647522},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117212","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1503562643","https://openalex.org/W1655192411","https://openalex.org/W1674877186","https://openalex.org/W1707172707","https://openalex.org/W1891233321","https://openalex.org/W1911613893","https://openalex.org/W1960511147","https://openalex.org/W2099831003","https://openalex.org/W2115775347","https://openalex.org/W2118599039","https://openalex.org/W2135932040","https://openalex.org/W2149375166","https://openalex.org/W2153102141","https://openalex.org/W2158583421","https://openalex.org/W2162080541","https://openalex.org/W2512857071"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2271847574","https://openalex.org/W2746234147","https://openalex.org/W2085828379"],"abstract_inverted_index":{"There":[0,49],"has":[1,50],"been":[2,30,38,51],"a":[3,68],"significant":[4],"volume":[5],"of":[6,92,121,129,135,155,197],"recent":[7],"work":[8],"on":[9,88,126],"reconfigurable":[10],"designs":[11,36],"for":[12,55,173],"pattern":[13,21,102,131,164,184,189],"matching":[14],"at":[15],"high":[16],"data":[17],"rates":[18],"with":[19],"large":[20],"sets.":[22],"Although":[23],"various":[24],"pattern-matching":[25,59,81,94,199],"architectures":[26,95,161],"and":[27,57,71,106,112,119,150,162,170,191],"implementations":[28,154],"have":[29,37],"presented,":[31],"attempts":[32],"to":[33,44,79,139],"compare":[34],"different":[35,203],"inconclusive,":[39],"or":[40],"even":[41],"misleading,":[42],"due":[43],"variations":[45],"in":[46,152,201],"testing":[47],"procedures.":[48],"no":[52],"general":[53],"methodology":[54,74],"analyzing":[56],"comparing":[58],"system":[60],"design":[61],"approaches.":[62],"In":[63],"this":[64,214],"paper,":[65],"we":[66,114],"present":[67],"software":[69],"toolset":[70],"an":[72,89],"associated":[73],"that":[75,96,141,183,207],"is":[76,124],"then":[77,171],"used":[78],"evaluate":[80],"circuit":[82,104,107,166],"performance.":[83],"This":[84,205],"evaluation":[85],"framework":[86],"relies":[87],"analytical":[90],"model":[91,111,143],"FPGA":[93,153],"quantitatively":[97],"expresses":[98],"the":[99,117,130,142,148,156,174,195],"relationships":[100],"between":[101],"properties,":[103],"area,":[105],"delay.":[108],"Using":[109],"our":[110],"toolset,":[113],"show":[115,182],"how":[116],"efficiency":[118],"performance":[120],"each":[122,198],"architecture":[123,200],"dependent":[125],"certain":[127],"properties":[128,186],"set.":[132],"A":[133],"number":[134],"experiments":[136],"are":[137,168,210],"performed":[138],"demonstrate":[140],"does":[144],"indeed":[145],"accurately":[146],"represent":[147],"area":[149],"delay":[151],"given":[157],"architectures.":[158],"For":[159],"several":[160],"multiple":[163],"sets,":[165],"netlists":[167],"generated":[169],"compiled":[172],"Xilinx":[175],"Virtex":[176],"II":[177],"Pro":[178],"platform.":[179],"Our":[180],"results":[181],"set":[185],"such":[187],"as":[188],"length":[190],"alphabet":[192],"size":[193],"impact":[194],"circuits":[196],"markedly":[202],"ways.":[204],"indicates":[206],"useful":[208],"insights":[209],"gained":[211],"by":[212],"using":[213],"model-based":[215],"analysis":[216],"methodology.":[217]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}