{"id":"https://openalex.org/W2058003381","doi":"https://doi.org/10.1145/1117201.1117209","title":"Improving performance and robustness of domain-specific CPLDs","display_name":"Improving performance and robustness of domain-specific CPLDs","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2058003381","doi":"https://doi.org/10.1145/1117201.1117209","mag":"2058003381"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117209","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053417958","display_name":"M. Holland","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mark Holland","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003894282","display_name":"Scott Hauck","orcid":"https://orcid.org/0000-0001-9516-0311"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Hauck","raw_affiliation_strings":["University of Washington, Seattle, WA","University Of Washington (Seattle, WA)"],"affiliations":[{"raw_affiliation_string":"University of Washington, Seattle, WA","institution_ids":["https://openalex.org/I201448701"]},{"raw_affiliation_string":"University Of Washington (Seattle, WA)","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053417958"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":0.7522,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7372848,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"50","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.9084336161613464},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7876960039138794},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7706555128097534},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6355727910995483},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.6178961396217346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5725274085998535},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5584055185317993},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4575892686843872},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4272158443927765},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4175794720649719},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41266536712646484},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41052016615867615},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3766685724258423},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15817639231681824},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14062228798866272},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11400863528251648},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.09042486548423767}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.9084336161613464},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7876960039138794},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7706555128097534},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6355727910995483},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.6178961396217346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5725274085998535},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5584055185317993},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4575892686843872},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4272158443927765},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4175794720649719},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41266536712646484},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41052016615867615},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3766685724258423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15817639231681824},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14062228798866272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11400863528251648},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.09042486548423767},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117209","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1496313438","https://openalex.org/W1522950391","https://openalex.org/W1554946472","https://openalex.org/W1990161726","https://openalex.org/W2027891831","https://openalex.org/W2109656299","https://openalex.org/W2130587111","https://openalex.org/W2162045553","https://openalex.org/W2167711864","https://openalex.org/W2275304190","https://openalex.org/W4253231658"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2047993371","https://openalex.org/W1922599229","https://openalex.org/W2462231960","https://openalex.org/W2114650875"],"abstract_inverted_index":{"Many":[0],"System-on-a-Chip":[1],"devices":[2],"would":[3],"benefit":[4],"from":[5,100],"the":[6,12,35,38,68,81,90,95,115,126,130,157,165,185,193,203,208],"inclusion":[7],"of":[8,70,132,138,167,202],"reprogrammable":[9],"logic":[10,36],"on":[11,60],"silicon":[13],"die,":[14],"as":[15],"it":[16,145,149],"can":[17,46],"add":[18,171,190],"general":[19,52],"computing":[20],"ability,":[21],"provide":[22,199],"run-time":[23],"reconfigurability,":[24],"or":[25],"even":[26],"be":[27,47,160],"used":[28],"for":[29,65,106,117],"post-fabrication":[30],"modifications.":[31],"Also,":[32],"by":[33],"tailoring":[34],"to":[37,84,102,155,159,170,173,178,189,192,198],"SoC":[39],"domain,":[40],"additional":[41,200],"area":[42,127],"and":[43,73,128,197],"delay":[44,131],"gains":[45],"achieved":[48],"over":[49],"current,":[50],"more":[51],"reconfigurable":[53],"fabrics.":[54],"This":[55,111],"paper":[56],"presents":[57],"our":[58,87,118,133],"work":[59],"creating":[61],"efficient":[62,140],"CPLD":[63,175],"architectures":[64],"SoC,":[66],"including":[67],"creation":[69],"sparse":[71],"crossbars,":[72],"a":[74,107,174],"novel":[75],"switch":[76,91,195],"smoothing":[77,92],"algorithm":[78,93],"which":[79,122],"makes":[80],"crossbars":[82],"amenable":[83],"layout.":[85,110],"For":[86],"largest":[88],"architecture,":[89],"reduced":[94],"layout's":[96],"wire":[97],"jog":[98],"pitch":[99],"48":[101],"just":[103,124],"3,":[104],"allowing":[105],"compact":[108],"VLSI":[109],"has":[112],"helped":[113],"pave":[114],"way":[116],"sparse-crossbar":[119],"based":[120,135],"CPLDs,":[121],"require":[123],".37x":[125],".30x":[129],"full-crossbar":[134],"CPLDs.However,":[136],"regardless":[137],"how":[139,168],"an":[141],"architecture":[142],"we":[143],"develop,":[144],"is":[146,188],"useless":[147],"if":[148],"does":[150],"not":[151],"have":[152],"enough":[153],"resources":[154,172],"support":[156,179],"circuits":[158],"implemented.":[161],"We":[162],"also":[163],"address":[164],"question":[166],"best":[169,186],"in":[176,207],"order":[177],"future,":[180],"unknown":[181],"circuits,":[182],"concluding":[183],"that":[184],"strategy":[187],"5%":[191],"crossbar":[194],"density":[196],"PLAs":[201],"same":[204],"size":[205],"found":[206],"base":[209],"architecture.":[210]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}