{"id":"https://openalex.org/W2137769675","doi":"https://doi.org/10.1145/1117201.1117203","title":"A 90nm low-power FPGA for battery-powered applications","display_name":"A 90nm low-power FPGA for battery-powered applications","publication_year":2006,"publication_date":"2006-02-22","ids":{"openalex":"https://openalex.org/W2137769675","doi":"https://doi.org/10.1145/1117201.1117203","mag":"2137769675"},"language":"en","primary_location":{"id":"doi:10.1145/1117201.1117203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030859604","display_name":"Tim Tuan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tim Tuan","raw_affiliation_strings":["Xilinx Research Labs, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054451831","display_name":"Sean Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sean Kao","raw_affiliation_strings":["Xilinx Research Labs, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111876274","display_name":"Arif Rahman","orcid":"https://orcid.org/0000-0002-6115-9870"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arif Rahman","raw_affiliation_strings":["Xilinx Research Labs, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082359457","display_name":"Satyaki Das","orcid":"https://orcid.org/0009-0005-7287-5599"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Satyaki Das","raw_affiliation_strings":["Xilinx Research Labs, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111830282","display_name":"Steve Trimberger","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Trimberger","raw_affiliation_strings":["Xilinx Research Labs, San Jose, CA","Xilinx Research Labs., San Jose, CA#TAB#"],"affiliations":[{"raw_affiliation_string":"Xilinx Research Labs, San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Research Labs., San Jose, CA#TAB#","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5030859604"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":16.8495,"has_fulltext":false,"cited_by_count":118,"citation_normalized_percentile":{"value":0.99458267,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.8182423114776611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8063855171203613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6712125539779663},{"id":"https://openalex.org/keywords/battery","display_name":"Battery (electricity)","score":0.581665575504303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5758515000343323},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5312948822975159},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5147407054901123},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.46139001846313477},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4423920512199402},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.42548680305480957},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.41852283477783203},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.36860454082489014},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33230024576187134},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.284750372171402},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28050029277801514},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20464599132537842}],"concepts":[{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.8182423114776611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8063855171203613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6712125539779663},{"id":"https://openalex.org/C555008776","wikidata":"https://www.wikidata.org/wiki/Q267298","display_name":"Battery (electricity)","level":3,"score":0.581665575504303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5758515000343323},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5312948822975159},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5147407054901123},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.46139001846313477},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4423920512199402},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.42548680305480957},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.41852283477783203},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.36860454082489014},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33230024576187134},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.284750372171402},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28050029277801514},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20464599132537842},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1117201.1117203","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1117201.1117203","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1480203124","https://openalex.org/W1503103436","https://openalex.org/W1515491391","https://openalex.org/W1556692483","https://openalex.org/W1599079101","https://openalex.org/W2016748970","https://openalex.org/W2022698427","https://openalex.org/W2031236097","https://openalex.org/W2033110462","https://openalex.org/W2101356024","https://openalex.org/W2104904736","https://openalex.org/W2106655287","https://openalex.org/W2109677689","https://openalex.org/W2113774867","https://openalex.org/W2124021899","https://openalex.org/W2125469204","https://openalex.org/W2137978438","https://openalex.org/W2150549968","https://openalex.org/W2150667885","https://openalex.org/W2151731855","https://openalex.org/W2157024459","https://openalex.org/W2159142998","https://openalex.org/W2163108907","https://openalex.org/W3103339143","https://openalex.org/W6678466197"],"related_works":["https://openalex.org/W2802575699","https://openalex.org/W2136873993","https://openalex.org/W2134697552","https://openalex.org/W2034989381","https://openalex.org/W3113299801","https://openalex.org/W1528792662","https://openalex.org/W301738039","https://openalex.org/W1988726048","https://openalex.org/W2127281320","https://openalex.org/W2906585799"],"abstract_inverted_index":{"Programmable":[0],"logic":[1],"devices":[2],"such":[3,53],"as":[4,54,69],"FPGAs":[5,15],"are":[6,16],"useful":[7],"for":[8],"a":[9,46,70,78,98],"wide":[10],"range":[11],"of":[12,44,80],"applications.":[13],"However,":[14],"not":[17],"commonly":[18],"used":[19],"in":[20,56,97,135],"battery-powered":[21,51],"applications":[22,52],"because":[23],"they":[24],"consume":[25],"more":[26],"power":[27,32,75,81,113],"than":[28],"ASICs":[29],"and":[30,42,58,72,114,123,129],"lack":[31],"management":[33],"features.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"describe":[39],"the":[40,64,105],"design":[41,62,91],"implementation":[43,94],"Pika,":[45],"low-power":[47],"FPGA":[48,68],"core":[49],"targeting":[50],"those":[55],"consumer":[57],"automotive":[59],"markets.":[60],"Our":[61],"uses":[63],"Xilinx":[65],"Spartan-3":[66],"low-cost":[67],"baseline":[71,106],"achieves":[73],"substantial":[74],"savings":[76],"through":[77],"series":[79],"optimizations.":[82],"The":[83,93],"resulting":[84],"architecture":[85],"is":[86,95],"compatible":[87],"with":[88],"existing":[89],"commercial":[90],"tools.":[92],"done":[96],"90nm":[99],"triple-oxide":[100],"CMOS":[101],"process.":[102],"Compared":[103],"to":[104],"design,":[107],"Pika":[108],"consumes":[109],"46%":[110],"less":[111,116],"active":[112],"99%":[115],"standby":[117,127,133],"power.":[118],"Furthermore,":[119],"it":[120],"retains":[121],"circuit":[122],"configuration":[124],"state":[125],"during":[126],"mode,":[128],"wakes":[130],"up":[131],"from":[132],"mode":[134],"approximately":[136],"100ns.":[137]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":7},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":8},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}