{"id":"https://openalex.org/W2072118677","doi":"https://doi.org/10.1145/1111583.1111590","title":"Performance characteristics of MAUI","display_name":"Performance characteristics of MAUI","publication_year":2005,"publication_date":"2005-06-12","ids":{"openalex":"https://openalex.org/W2072118677","doi":"https://doi.org/10.1145/1111583.1111590","mag":"2072118677"},"language":"en","primary_location":{"id":"doi:10.1145/1111583.1111590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111583.1111590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on Memory system performance","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039918277","display_name":"Justin Teller","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Justin Teller","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076670666","display_name":"Charles B. Silio","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles B. Silio","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland, College Park, Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland, College Park, Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7921,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74369012,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9277745485305786},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8344306349754333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6934921741485596},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5718488097190857},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5392223000526428},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41654980182647705},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2944316864013672},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10173213481903076}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9277745485305786},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8344306349754333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6934921741485596},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5718488097190857},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5392223000526428},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41654980182647705},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2944316864013672},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10173213481903076}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1111583.1111590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111583.1111590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on Memory system performance","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W156726501","https://openalex.org/W1530011161","https://openalex.org/W1555915743","https://openalex.org/W1605604293","https://openalex.org/W1626982916","https://openalex.org/W2032094184","https://openalex.org/W2097215759","https://openalex.org/W2100913437","https://openalex.org/W2101960328","https://openalex.org/W2112547256","https://openalex.org/W2112980698","https://openalex.org/W2114440330","https://openalex.org/W2132513199","https://openalex.org/W2141443190","https://openalex.org/W2159535674","https://openalex.org/W2164431468","https://openalex.org/W2166609549","https://openalex.org/W2168434784","https://openalex.org/W2172212694","https://openalex.org/W2176737090","https://openalex.org/W2263168306","https://openalex.org/W4285719527","https://openalex.org/W6674412491","https://openalex.org/W6675033356","https://openalex.org/W6692882572"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686","https://openalex.org/W4287182096","https://openalex.org/W27867058"],"abstract_inverted_index":{"Combining":[0],"ideas":[1],"from":[2],"several":[3],"previous":[4],"proposals,":[5],"such":[6],"as":[7,97],"Active":[8],"Pages,":[9],"DIVA,":[10],"and":[11,19,39,51,103,119],"ULMT,":[12],"we":[13],"present":[14],"the":[15,24,27,36,68,79,85,98,104],"Memory":[16],"Arithmetic":[17],"Unit":[18],"Interface":[20],"(MAUI)":[21],"architecture.":[22],"Because":[23],"\"intelligence\"":[25],"of":[26,53,114,126],"MAUI":[28,80],"intelligent":[29],"memory":[30,69,74,99],"system":[31,100,124],"architecture":[32,81],"is":[33,56,117,129],"located":[34],"in":[35,131],"memory-controller,":[37],"logic":[38],"DRAM":[40],"are":[41],"not":[42],"required":[43],"to":[44,67,84],"be":[45],"integrated":[46],"into":[47],"a":[48,122,132],"single":[49],"chip,":[50],"use":[52],"off-the-shelf":[54],"DRAMs":[55],"permitted.":[57],"The":[58],"MAUI's":[59],"computational":[60],"engine":[61],"performs":[62],"memory-bound":[63],"SIMD":[64],"computations":[65],"close":[66],"system,":[70],"enabling":[71],"more":[72],"efficient":[73],"pipelining.":[75],"A":[76],"simulator":[77],"modeling":[78],"was":[82],"added":[83],"SimpleScalar":[86],"v4.0":[87],"tool-set.":[88],"Not":[89],"surprisingly,":[90],"simulations":[91],"show":[92,110],"that":[93,121],"application":[94,112],"speedup":[95,113,125],"increases":[96,102],"speed":[101],"dataset":[105],"size":[106],"increases.":[107],"Simulation":[108],"results":[109],"single-threaded":[111],"over":[115],"100%":[116],"possible,":[118],"suggest":[120],"total":[123],"about":[127],"300%":[128],"possible":[130],"multi-threaded":[133],"environment.":[134]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}