{"id":"https://openalex.org/W2081966993","doi":"https://doi.org/10.1145/1111583.1111586","title":"Application analysis using memory pressure","display_name":"Application analysis using memory pressure","publication_year":2005,"publication_date":"2005-06-12","ids":{"openalex":"https://openalex.org/W2081966993","doi":"https://doi.org/10.1145/1111583.1111586","mag":"2081966993"},"language":"en","primary_location":{"id":"doi:10.1145/1111583.1111586","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111583.1111586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on Memory system performance","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078080804","display_name":"Kartik Sudeep","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kartik Sudeep","raw_affiliation_strings":["IBM Research, Austin Research Laboratory, Austin, TX","IBM Research, Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Research, Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051777159","display_name":"Ahmed Gheith","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210156936","display_name":"IBM Research - Austin","ror":"https://ror.org/05gjbbg60","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210156936"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahmed Gheith","raw_affiliation_strings":["IBM Research, Austin Research Laboratory, Austin, TX","IBM Research, Austin Research Laboratory, Austin, TX#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM Research, Austin Research Laboratory, Austin, TX","institution_ids":["https://openalex.org/I4210156936"]},{"raw_affiliation_string":"IBM Research, Austin Research Laboratory, Austin, TX#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/instruction-prefetch","display_name":"Instruction prefetch","score":0.8952616453170776},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8367516398429871},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5780707001686096},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4802168309688568},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4679642617702484},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4392979145050049},{"id":"https://openalex.org/keywords/lagging","display_name":"Lagging","score":0.42804965376853943},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4266127347946167},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4173322319984436},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4113505482673645},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40987277030944824},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3929727375507355},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3806193470954895},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.37937861680984497},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33108192682266235},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2551890015602112},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22737514972686768},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.15399318933486938},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14278250932693481}],"concepts":[{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.8952616453170776},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8367516398429871},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5780707001686096},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4802168309688568},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4679642617702484},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4392979145050049},{"id":"https://openalex.org/C2776962539","wikidata":"https://www.wikidata.org/wiki/Q6472078","display_name":"Lagging","level":2,"score":0.42804965376853943},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4266127347946167},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4173322319984436},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4113505482673645},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40987277030944824},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3929727375507355},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3806193470954895},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.37937861680984497},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33108192682266235},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2551890015602112},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22737514972686768},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.15399318933486938},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14278250932693481},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1111583.1111586","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111583.1111586","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 workshop on Memory system performance","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.7300000190734863,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1479787790","https://openalex.org/W1514865073","https://openalex.org/W1823898179","https://openalex.org/W2010952236","https://openalex.org/W2047226031","https://openalex.org/W2069086849","https://openalex.org/W2087673011","https://openalex.org/W2116729357","https://openalex.org/W2133782309","https://openalex.org/W2147285994","https://openalex.org/W2155350341","https://openalex.org/W2157784075","https://openalex.org/W2162071106","https://openalex.org/W6638623227"],"related_works":["https://openalex.org/W2170496111","https://openalex.org/W4389041023","https://openalex.org/W3008068282","https://openalex.org/W1480691199","https://openalex.org/W2148966412","https://openalex.org/W3146736181","https://openalex.org/W2153372734","https://openalex.org/W2119092821","https://openalex.org/W4285245242","https://openalex.org/W2166121368"],"abstract_inverted_index":{"As":[0,164],"the":[1,20,38,43,48,52,73,78,84,112,129,132,154,171,195,202,211],"speeds":[2,11],"of":[3,47,51,111,131,156],"microprocessors":[4],"continue":[5],"to":[6,18,33,36,71,127,152,194,198,201,209],"follow":[7],"Moore's":[8],"law,":[9],"memory":[10,49,85,172],"keep":[12],"lagging":[13],"farther":[14],"behind":[15],"so":[16],"as":[17,108,141,143],"make":[19,199],"\"memory":[21,65],"wall\"":[22],"more":[23,25],"and":[24,76,102,148,158,206],"distinct.":[26],"In":[27,56],"order":[28],"for":[29,42,161,186],"a":[30,45,61,137,144,182],"processor":[31],"architect":[32],"be":[34,69],"able":[35,151],"evaluate":[37,185],"right":[39],"micro-architectural":[40],"features":[41,181],"design,":[44],"study":[46],"behavior":[50,75],"applications":[53,147],"becomes":[54],"essential.":[55],"this":[57,168],"paper":[58],"we":[59,165],"present":[60],"new":[62],"metric":[63],"termed":[64],"pressure\"":[66],"that":[67,114],"can":[68,125],"used":[70],"analyze":[72],"application's":[74],"quantify":[77],"demand":[79],"an":[80,109],"application":[81,203],"places":[82],"on":[83],"subsystem.":[86],"Memory":[87],"pressure":[88,173],"is":[89],"characterized":[90],"by":[91],"four":[92],"metrics:":[93],"(1)":[94],"value-computation-to-use":[95],"delay,":[96,98,101],"(2)condition-resolution-to-use":[97],"(3)":[99],"address-computation-to-use":[100],"(4)":[103],"value-load-to-use":[104],"delay.":[105],"It":[106],"acts":[107],"indicator":[110],"opportunity":[113],"caching,":[115],"prefetching,":[116],"speculative":[117],"loads":[118],"or":[119],"other":[120],"DRAM":[121],"latency":[122],"hiding":[123],"techniques":[124,160],"provide":[126],"improve":[128,210],"performance":[130],"application.":[133],"We":[134],"have":[135,149],"analyzed":[136],"few":[138,145],"synthetic":[139],"benchmarks":[140],"well":[142],"scientific":[146],"been":[150],"identify":[153],"benefit":[155],"caches":[157],"prefetch":[159],"these":[162],"benchmarks.":[163],"demonstrate":[166],"in":[167],"paper,":[169],"quantifying":[170],"not":[174],"only":[175],"provides":[176,191],"insight":[177],"into":[178],"which":[179],"architectural":[180],"designer":[183,197],"should":[184],"optimal":[187],"performance,":[188],"but":[189],"also":[190],"tangible":[192],"hints":[193],"software":[196],"changes":[200],"--":[204,208],"algorithmic":[205],"structural":[207],"performance.":[212]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}