{"id":"https://openalex.org/W1986485435","doi":"https://doi.org/10.1145/1111542.1111548","title":"Bit-level partial evaluation of synchronous circuits","display_name":"Bit-level partial evaluation of synchronous circuits","publication_year":2006,"publication_date":"2006-01-09","ids":{"openalex":"https://openalex.org/W1986485435","doi":"https://doi.org/10.1145/1111542.1111548","mag":"1986485435"},"language":"en","primary_location":{"id":"doi:10.1145/1111542.1111548","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111542.1111548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101238566","display_name":"Sarah E. Thompson","orcid":null},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sarah Thompson","raw_affiliation_strings":["University of Cambridge","University of Cambridge,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cambridge","institution_ids":["https://openalex.org/I241749"]},{"raw_affiliation_string":"University of Cambridge,","institution_ids":["https://openalex.org/I241749"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004222850","display_name":"Alan Mycroft","orcid":"https://orcid.org/0000-0001-7013-8572"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alan Mycroft","raw_affiliation_strings":["University of Cambridge","University of Cambridge,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cambridge","institution_ids":["https://openalex.org/I241749"]},{"raw_affiliation_string":"University of Cambridge,","institution_ids":["https://openalex.org/I241749"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I241749"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.11376657,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"29","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.8474482297897339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7575291395187378},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7202467918395996},{"id":"https://openalex.org/keywords/partial-evaluation","display_name":"Partial evaluation","score":0.7012041807174683},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5133234858512878},{"id":"https://openalex.org/keywords/partial-derivative","display_name":"Partial derivative","score":0.47679877281188965},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47326067090034485},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4385252594947815},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4208317995071411},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38250043988227844},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37109190225601196},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3518831133842468},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33824682235717773},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2762702703475952},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15018567442893982},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09596168994903564}],"concepts":[{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.8474482297897339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7575291395187378},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7202467918395996},{"id":"https://openalex.org/C195701839","wikidata":"https://www.wikidata.org/wiki/Q4008398","display_name":"Partial evaluation","level":2,"score":0.7012041807174683},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5133234858512878},{"id":"https://openalex.org/C53846429","wikidata":"https://www.wikidata.org/wiki/Q186475","display_name":"Partial derivative","level":2,"score":0.47679877281188965},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47326067090034485},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4385252594947815},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4208317995071411},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38250043988227844},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37109190225601196},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3518831133842468},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33824682235717773},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2762702703475952},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15018567442893982},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09596168994903564},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1111542.1111548","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1111542.1111548","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2006 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W10589072","https://openalex.org/W321717701","https://openalex.org/W1502103334","https://openalex.org/W1556604985","https://openalex.org/W1581983724","https://openalex.org/W1591502600","https://openalex.org/W1599561194","https://openalex.org/W1877305551","https://openalex.org/W1982205631","https://openalex.org/W2014764321","https://openalex.org/W2036952936","https://openalex.org/W2043100293","https://openalex.org/W2049600101","https://openalex.org/W2075773711","https://openalex.org/W2082315567","https://openalex.org/W2083558835","https://openalex.org/W2085290926","https://openalex.org/W2094815455","https://openalex.org/W2129364310","https://openalex.org/W2572804059","https://openalex.org/W2987803397","https://openalex.org/W4232394999","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W2108605716","https://openalex.org/W63550369","https://openalex.org/W2085176210","https://openalex.org/W4362719849"],"abstract_inverted_index":{"Partial":[0],"evaluation":[1,40,77],"has":[2],"been":[3],"known":[4],"for":[5],"some":[6],"time":[7],"to":[8,14,28,52,55,88],"be":[9,25,53],"very":[10],"effective":[11],"when":[12],"applied":[13,27],"software;":[15],"in":[16],"this":[17],"paper":[18],"we":[19],"demonstrate":[20],"that":[21,35,75],"it":[22],"can":[23],"also":[24],"usefully":[26],"hardware.":[29,97],"We":[30],"present":[31],"a":[32,79,83],"bit-level":[33],"algorithm":[34],"supports":[36],"the":[37,90],"offline":[38],"partial":[39,64,76],"of":[41,47,78],"synchronous":[42],"digital":[43],"circuits.":[44],"Full":[45],"PE":[46],"combinational":[48],"logic":[49],"is":[50,68,86],"noted":[51],"equivalent":[54,87],"Boolean":[56],"minimisation.":[57],"A":[58],"loop":[59],"unrolling":[60],"technique,":[61],"supporting":[62],"both":[63],"and":[65],"full":[66],"unrolling,":[67],"described.":[69],"Experimental":[70],"results":[71],"are":[72],"given,":[73],"showing":[74],"simple":[80],"micro-processor":[81],"against":[82],"ROM":[84,91],"image":[85],"compiling":[89],"program":[92],"directly":[93],"into":[94],"low":[95],"level":[96]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}