{"id":"https://openalex.org/W2006397252","doi":"https://doi.org/10.1145/1109118.1109121","title":"Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths","display_name":"Equivalence checking between behavioral and RTL descriptions with virtual controllers and datapaths","publication_year":2005,"publication_date":"2005-10-01","ids":{"openalex":"https://openalex.org/W2006397252","doi":"https://doi.org/10.1145/1109118.1109121","mag":"2006397252"},"language":"en","primary_location":{"id":"doi:10.1145/1109118.1109121","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1109118.1109121","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["University of Tokyo, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":1.3303,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.80883,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"10","issue":"4","first_page":"610","last_page":"626"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8395276069641113},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.718651294708252},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.6319306492805481},{"id":"https://openalex.org/keywords/behavioral-modeling","display_name":"Behavioral modeling","score":0.5294042825698853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5219432711601257},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5049348473548889},{"id":"https://openalex.org/keywords/functional-equivalence","display_name":"Functional equivalence","score":0.46442854404449463},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.43561336398124695},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3408289849758148},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3048967719078064},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.17089912295341492},{"id":"https://openalex.org/keywords/model-checking","display_name":"Model checking","score":0.16423103213310242},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.14704501628875732},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14259329438209534},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07411947846412659},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.06664642691612244},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.057335495948791504}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8395276069641113},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.718651294708252},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.6319306492805481},{"id":"https://openalex.org/C78639753","wikidata":"https://www.wikidata.org/wiki/Q3318160","display_name":"Behavioral modeling","level":2,"score":0.5294042825698853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5219432711601257},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5049348473548889},{"id":"https://openalex.org/C2988012377","wikidata":"https://www.wikidata.org/wiki/Q29966452","display_name":"Functional equivalence","level":2,"score":0.46442854404449463},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.43561336398124695},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3408289849758148},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3048967719078064},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.17089912295341492},{"id":"https://openalex.org/C110251889","wikidata":"https://www.wikidata.org/wiki/Q1569697","display_name":"Model checking","level":2,"score":0.16423103213310242},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.14704501628875732},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14259329438209534},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07411947846412659},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.06664642691612244},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.057335495948791504},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1109118.1109121","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1109118.1109121","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.44999998807907104,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W53653091","https://openalex.org/W74242707","https://openalex.org/W1495760906","https://openalex.org/W1498455513","https://openalex.org/W1520389894","https://openalex.org/W1531082202","https://openalex.org/W1992067978","https://openalex.org/W2069560114","https://openalex.org/W2080267935","https://openalex.org/W2091355737","https://openalex.org/W2109238268","https://openalex.org/W2116242425","https://openalex.org/W2121901477","https://openalex.org/W2137558955","https://openalex.org/W2142785340","https://openalex.org/W2152016786","https://openalex.org/W2171999426","https://openalex.org/W2345711131","https://openalex.org/W2561675875"],"related_works":["https://openalex.org/W2336971100","https://openalex.org/W4241206086","https://openalex.org/W4283699709","https://openalex.org/W2035731992","https://openalex.org/W2543290882","https://openalex.org/W2004144979","https://openalex.org/W2109697164","https://openalex.org/W2895905110","https://openalex.org/W2051291427","https://openalex.org/W2112832996"],"abstract_inverted_index":{"In":[0],"this":[1],"article,":[2],"we":[3],"present":[4],"techniques":[5],"for":[6],"comparison":[7],"between":[8,35],"behavioral":[9,36],"level":[10,14,37],"and":[11,25,38],"register":[12],"transfer":[13],"(RTL)":[15],"design":[16,64],"descriptions":[17],"by":[18],"mapping":[19],"the":[20,33,46],"designs":[21,40],"into":[22],"virtual":[23,26],"controllers":[24],"datapaths.":[27],"We":[28],"also":[29,67],"discuss":[30],"about":[31],"how":[32],"equivalence":[34],"RTL":[39],"can":[41],"be":[42],"defined":[43],"precisely":[44],"using":[45],"proposed":[47],"\u201cattribute":[48],"statements\u201d":[49],"in":[50],"an":[51],"interactive":[52],"fashion.":[53],"Implementation":[54],"issues":[55],"as":[56,58],"well":[57],"considerations":[59],"on":[60],"real":[61],"life":[62],"industrial":[63],"examples":[65],"are":[66],"presented.":[68]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}