{"id":"https://openalex.org/W1988498996","doi":"https://doi.org/10.1145/1105734.1105743","title":"Fast synchronization for chip multiprocessors","display_name":"Fast synchronization for chip multiprocessors","publication_year":2005,"publication_date":"2005-11-01","ids":{"openalex":"https://openalex.org/W1988498996","doi":"https://doi.org/10.1145/1105734.1105743","mag":"1988498996"},"language":"en","primary_location":{"id":"doi:10.1145/1105734.1105743","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105743","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014048994","display_name":"Jack Sampson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210140792","display_name":"Universidad Cat\u00f3lica Santo Domingo","ror":"https://ror.org/04ytq6y86","country_code":"DO","type":"education","lineage":["https://openalex.org/I4210140792"]}],"countries":["DO"],"is_corresponding":false,"raw_author_name":"Jack Sampson","raw_affiliation_strings":["UCSD"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UCSD","institution_ids":["https://openalex.org/I4210140792"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001607102","display_name":"Rub\u00e9n Gonz\u00e1lez Crespo","orcid":"https://orcid.org/0000-0001-5541-6319"},"institutions":[{"id":"https://openalex.org/I4210136471","display_name":"FC Barcelona","ror":"https://ror.org/04bpz1v84","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210136471"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Rub\u00e9n Gonz\u00e1lez","raw_affiliation_strings":["UPC Barcelona"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"UPC Barcelona","institution_ids":["https://openalex.org/I4210136471","https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054607290","display_name":"Jean-Fran\u00e7ois Collard\u22c6","orcid":"https://orcid.org/0000-0003-1443-0688"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jean-Francois Collard","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, California","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Norman P. Jouppi","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, California","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111967437","display_name":"Mike Schlansker","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Schlansker","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, California"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, California","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3801,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.8401937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"4","first_page":"64","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7345807552337646},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6840002536773682},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6578044295310974},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6121830940246582},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5769782066345215},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5644947290420532},{"id":"https://openalex.org/keywords/mechanism","display_name":"Mechanism (biology)","score":0.5475912094116211},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46715205907821655},{"id":"https://openalex.org/keywords/forcing","display_name":"Forcing (mathematics)","score":0.4619695544242859},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33422309160232544},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16778796911239624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1147623360157013},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11132031679153442}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7345807552337646},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6840002536773682},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6578044295310974},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6121830940246582},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5769782066345215},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5644947290420532},{"id":"https://openalex.org/C89611455","wikidata":"https://www.wikidata.org/wiki/Q6804646","display_name":"Mechanism (biology)","level":2,"score":0.5475912094116211},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46715205907821655},{"id":"https://openalex.org/C197115733","wikidata":"https://www.wikidata.org/wiki/Q1003136","display_name":"Forcing (mathematics)","level":2,"score":0.4619695544242859},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33422309160232544},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16778796911239624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1147623360157013},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11132031679153442},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C49204034","wikidata":"https://www.wikidata.org/wiki/Q52139","display_name":"Climatology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/1105734.1105743","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105743","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.86.9069","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.86.9069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cse.ucsd.edu/~rakumar/dasCMP05/paper07.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.930.6401","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.930.6401","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Norman_Jouppi/publication/220244587_Fast_synchronization_for_chip_multiprocessors/links/00b495294016745a72000000.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1850405760","https://openalex.org/W1947348277","https://openalex.org/W2001738739","https://openalex.org/W2022740893","https://openalex.org/W2027929919","https://openalex.org/W2055384566","https://openalex.org/W2094754158","https://openalex.org/W2115559468","https://openalex.org/W2127924930","https://openalex.org/W2131591470","https://openalex.org/W2142822378","https://openalex.org/W2148954445","https://openalex.org/W2170582961","https://openalex.org/W2221392812"],"related_works":["https://openalex.org/W2971214053","https://openalex.org/W2021517900","https://openalex.org/W2949231297","https://openalex.org/W2060606417","https://openalex.org/W2363983170","https://openalex.org/W2045623209","https://openalex.org/W13367279","https://openalex.org/W152327667","https://openalex.org/W2243116742","https://openalex.org/W4301155280"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"novel":[4],"mechanism":[5,22,44],"for":[6],"barrier":[7],"synchronization":[8],"on":[9],"chip":[10],"multi-processors":[11],"(CMPs).":[12],"By":[13],"forcing":[14],"the":[15,40],"invalidation":[16],"of":[17],"selected":[18],"I-cache":[19],"lines,":[20],"this":[21,43],"starves":[23],"threads":[24],"and":[25,47],"thus":[26],"forces":[27],"their":[28],"execution":[29],"to":[30],"stop.":[31],"Threads":[32],"are":[33],"let":[34],"free":[35],"when":[36],"all":[37],"have":[38],"entered":[39],"barrier.We":[41],"evaluated":[42],"using":[45],"SMTSim":[46],"report":[48],"much":[49],"better":[50],"(and":[51],"most":[52],"importantly,":[53],"more":[54],"flat)":[55],"performance":[56],"than":[57],"lock-based":[58],"barriers":[59],"supported":[60],"by":[61],"existing":[62],"microprocessors.":[63]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}