{"id":"https://openalex.org/W2046245235","doi":"https://doi.org/10.1145/1105734.1105740","title":"A chip prototyping substrate","display_name":"A chip prototyping substrate","publication_year":2005,"publication_date":"2005-11-01","ids":{"openalex":"https://openalex.org/W2046245235","doi":"https://doi.org/10.1145/1105734.1105740","mag":"2046245235"},"language":"en","primary_location":{"id":"doi:10.1145/1105734.1105740","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105740","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084327371","display_name":"John D. Davis","orcid":"https://orcid.org/0000-0003-0266-0857"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John D. Davis","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059607447","display_name":"Stephen Richardson","orcid":"https://orcid.org/0000-0003-4359-3638"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen E. Richardson","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004301950","display_name":"Charis Charitsis","orcid":"https://orcid.org/0000-0001-6839-2205"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charis Charitsis","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023857198","display_name":"Kunle Olukotun","orcid":"https://orcid.org/0000-0002-8779-0636"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kunle Olukotun","raw_affiliation_strings":["Stanford University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Stanford University","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":1.0422,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.78140704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"33","issue":"4","first_page":"34","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7815252542495728},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6574913859367371},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6475772857666016},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5928682684898376},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5924564003944397},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5300160646438599},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.4732523560523987},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46298089623451233},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.45866408944129944},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4037826657295227},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3378496766090393},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1308235228061676},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08463984727859497}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7815252542495728},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6574913859367371},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6475772857666016},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5928682684898376},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5924564003944397},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5300160646438599},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.4732523560523987},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46298089623451233},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.45866408944129944},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4037826657295227},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3378496766090393},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1308235228061676},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08463984727859497},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1105734.1105740","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105740","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W79098930","https://openalex.org/W1850405760","https://openalex.org/W1958945689","https://openalex.org/W1975079715","https://openalex.org/W1980257390","https://openalex.org/W2011992756","https://openalex.org/W2029171059","https://openalex.org/W2029479717","https://openalex.org/W2073320693","https://openalex.org/W2083868341","https://openalex.org/W2097117297","https://openalex.org/W2101181484","https://openalex.org/W2104225326","https://openalex.org/W2116020886","https://openalex.org/W2120635877","https://openalex.org/W2132148829","https://openalex.org/W2145871983","https://openalex.org/W2147943147","https://openalex.org/W2152484003","https://openalex.org/W2157373341","https://openalex.org/W2158610871","https://openalex.org/W2165099691","https://openalex.org/W2296006986","https://openalex.org/W2611703827","https://openalex.org/W4253401904","https://openalex.org/W6679073214","https://openalex.org/W6681352259"],"related_works":["https://openalex.org/W119599369","https://openalex.org/W2103996454","https://openalex.org/W1543698845","https://openalex.org/W2103971078","https://openalex.org/W2888526229","https://openalex.org/W2122279357","https://openalex.org/W2113648965","https://openalex.org/W48934181","https://openalex.org/W3170614861","https://openalex.org/W2393801835"],"abstract_inverted_index":{"We":[0,94,117],"describe":[1],"a":[2,103,110,115,123],"hybrid":[3],"hardware":[4,47],"emulation":[5],"environment:":[6],"the":[7,91],"Flexible":[8],"Architecture":[9],"for":[10,58,63,69,75],"Simulation":[11],"and":[12,22,38,45,48,65,73,109],"Testing":[13],"(FAST).":[14],"FAST":[15,42,81],"integrates":[16],"field-programmable":[17],"gate":[18],"arrays":[19],"(FPGAs),":[20],"microprocessors,":[21],"memory":[23,40],"to":[24,50],"enable":[25],"rapid":[26,52,70],"prototyping":[27,53],"of":[28,90,101],"chip":[29],"multiprocessors,":[30],"multithreaded":[31],"architectures,":[32],"or":[33],"other":[34],"novel":[35],"computer":[36],"architectures":[37],"chip-level":[39],"systems.":[41],"combines":[43],"configurable":[44],"fixed-function":[46],"software":[49,79],"facilitate":[51],"by":[54,98],"utilizing":[55],"components":[56],"optimized":[57],"their":[59],"particular":[60],"tasks:":[61],"FPGAs":[62],"interconnect":[64],"glue":[66],"logic;":[67],"processors":[68],"program":[71],"execution;":[72],"SRAMs":[74],"fast":[76],"memory.":[77],"Unlike":[78],"simulators,":[80],"can":[82],"simulate":[83],"complex":[84],"designs":[85],"at":[86],"multi-megahertz":[87],"speeds":[88],"regardless":[89],"simulation":[92],"detail.":[93],"illustrate":[95],"FAST's":[96],"utility":[97],"describing":[99],"mappings":[100],"both":[102],"small-scale":[104],"CMP":[105,112,128],"with":[106],"speculation":[107],"support":[108],"large-scale":[111],"connected":[113],"using":[114],"network.":[116],"then":[118],"show":[119],"performance":[120],"results":[121],"from":[122],"very":[124],"simple,":[125],"decoupled":[126],"4-way":[127],"executing":[129],"small":[130],"test":[131],"programs.":[132]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}