{"id":"https://openalex.org/W2016842024","doi":"https://doi.org/10.1145/1105734.1105739","title":"Exploring the cache design space for large scale CMPs","display_name":"Exploring the cache design space for large scale CMPs","publication_year":2005,"publication_date":"2005-11-01","ids":{"openalex":"https://openalex.org/W2016842024","doi":"https://doi.org/10.1145/1105734.1105739","mag":"2016842024"},"language":"en","primary_location":{"id":"doi:10.1145/1105734.1105739","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105739","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109807889","display_name":"Lisa Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lisa Hsu","raw_affiliation_strings":["University of Michigan, Ann Arbor","University of Michigan , Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan , Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111987814","display_name":"Ravi Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ravi Iyer","raw_affiliation_strings":["Systems Technology Lab, Intel Corporation","Systems Technology Lab, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]},{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010737897","display_name":"Srihari Makineni","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srihari Makineni","raw_affiliation_strings":["Systems Technology Lab, Intel Corporation","Systems Technology Lab, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]},{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108802397","display_name":"Steve Reinhardt","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steve Reinhardt","raw_affiliation_strings":["University of Michigan, Ann Arbor","University of Michigan , Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan , Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109864648","display_name":"Donald Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210143979","display_name":"Systems Technology (United States)","ror":"https://ror.org/04cv8g472","country_code":"US","type":"company","lineage":["https://openalex.org/I4210143979"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald Newell","raw_affiliation_strings":["Systems Technology Lab, Intel Corporation","Systems Technology Lab, Intel Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]},{"raw_affiliation_string":"Systems Technology Lab, Intel Corporation#TAB#","institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210143979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.5446,"has_fulltext":false,"cited_by_count":78,"citation_normalized_percentile":{"value":0.95745338,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"33","issue":"4","first_page":"24","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8009791970252991},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7964474558830261},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6906299591064453},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6904039978981018},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6723489165306091},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6605398654937744},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5416174530982971},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.478633314371109},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44100239872932434},{"id":"https://openalex.org/keywords/cache-oblivious-algorithm","display_name":"Cache-oblivious algorithm","score":0.4259566068649292},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3486243486404419},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.34068524837493896},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2658846080303192}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8009791970252991},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7964474558830261},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6906299591064453},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6904039978981018},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6723489165306091},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6605398654937744},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5416174530982971},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.478633314371109},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44100239872932434},{"id":"https://openalex.org/C59687516","wikidata":"https://www.wikidata.org/wiki/Q5015938","display_name":"Cache-oblivious algorithm","level":5,"score":0.4259566068649292},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3486243486404419},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.34068524837493896},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2658846080303192}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1105734.1105739","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1105734.1105739","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.77.8576","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.77.8576","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecs.umich.edu/~stever/pubs/dasCMP05.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W79022431","https://openalex.org/W119787266","https://openalex.org/W1595118008","https://openalex.org/W1971851724","https://openalex.org/W2010843180","https://openalex.org/W2022740893","https://openalex.org/W2111742517","https://openalex.org/W2117958469","https://openalex.org/W2120230074","https://openalex.org/W2128650116","https://openalex.org/W2131726714","https://openalex.org/W2145252892","https://openalex.org/W2151182669","https://openalex.org/W2249344705","https://openalex.org/W2813443647","https://openalex.org/W4244034697","https://openalex.org/W4244704438"],"related_works":["https://openalex.org/W2121191383","https://openalex.org/W2147511796","https://openalex.org/W2103666812","https://openalex.org/W2976775806","https://openalex.org/W1529275186","https://openalex.org/W2130688751","https://openalex.org/W2088799683","https://openalex.org/W1506955979","https://openalex.org/W3162409362","https://openalex.org/W4249918808"],"abstract_inverted_index":{"With":[0,84],"the":[1,7,24,33,57,94,114,124,128,161,185,196,204,211,222],"advent":[2],"of":[3,22,26,36,44,53,61,67,80,116,126,163,187,198,206,213],"dual-core":[4],"chips":[5],"in":[6,86,106,150],"marketplace,":[8],"small-scale":[9],"CMP":[10],"(chip":[11],"multiprocessor)":[12],"architectures":[13],"are":[14,91,120],"becoming":[15],"commonplace.":[16],"We":[17,40,135,159,183,215],"expect":[18],"a":[19,29,37,72,77,140,152,155,171],"continuing":[20],"trend":[21],"increasing":[23,164],"number":[25,79],"cores":[27,54],"on":[28,56,138,170,177,224],"die":[30],"to":[31,51,70,82,92,122,143,168],"maximize":[32],"performance/power":[34],"efficiency":[35],"single":[38],"chip.":[39],"believe":[41],"an":[42,108],"era":[43],"large-scale":[45],"CMPs":[46],"(LCMPs)":[47],"with":[48,175],"several":[49],"tens":[50],"hundreds":[52],"is":[55],"way,":[58],"but":[59],"as":[60],"now":[62],"architects":[63],"have":[64],"little":[65],"understanding":[66],"how":[68],"best":[69],"build":[71],"cache":[73,95,129,173,192,202,227],"hierarchy":[74,174,228],"given":[75],"such":[76,107],"large":[78],"cores/threads":[81],"support.":[83],"this":[85,110],"mind,":[87],"our":[88],"initial":[89,217],"goals":[90],"prune":[93],"design":[96,130,229],"space":[97,131],"for":[98,132,201],"LCMPs":[99],"by":[100],"characterizing":[101,144],"basic":[102],"server":[103,147],"workload":[104,148,157],"behavior":[105],"environment.In":[109],"paper,":[111],"we":[112,119],"describe":[113],"range":[115],"methodologies":[117],"that":[118],"developing":[121],"overcome":[123],"challenges":[125],"exploring":[127],"LCMP":[133,226],"platforms.":[134],"then":[136],"focus":[137],"employing":[139],"trace-driven":[141],"approach":[142],"one":[145],"key":[146],"(OLTP)":[149],"both":[151],"homogeneous":[153],"and":[154,179,194,210,219,234],"heterogeneous":[156],"environment.":[158],"study":[160,184],"effect":[162,186],"threads":[165,199],"(from":[166],"1":[167],"128)":[169],"three-level":[172],"emphasis":[176],"second":[178],"third":[180],"level":[181],"caches.":[182],"varying":[188],"sizes":[189],"at":[190],"these":[191],"levels":[193],"show":[195],"effects":[197,205,212],"contending":[200],"space,":[203],"prefetching":[207],"instruction":[208],"addresses,":[209],"inclusion.":[214],"make":[216],"observations":[218],"conclusions":[220],"about":[221],"factors":[223],"which":[225],"decisions":[230],"should":[231],"be":[232],"based":[233],"discuss":[235],"future":[236],"work.":[237]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":7}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}