{"id":"https://openalex.org/W2078720616","doi":"https://doi.org/10.1145/1101868.1101871","title":"Energy aware memory architecture configuration","display_name":"Energy aware memory architecture configuration","publication_year":2004,"publication_date":"2004-09-29","ids":{"openalex":"https://openalex.org/W2078720616","doi":"https://doi.org/10.1145/1101868.1101871","mag":"2078720616"},"language":"en","primary_location":{"id":"doi:10.1145/1101868.1101871","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1101868.1101871","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066119952","display_name":"Hanene Ben Fradj","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106479","display_name":"Laboratoire d'Informatique, Signaux et Syst\u00e8mes de Sophia Antipolis","ror":"https://ror.org/01215r597","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I201841394","https://openalex.org/I4210106479","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Hanene Ben Fradj","raw_affiliation_strings":["Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France","institution_ids":["https://openalex.org/I4210106479"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001319296","display_name":"Asmaa el Ouardighi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106479","display_name":"Laboratoire d'Informatique, Signaux et Syst\u00e8mes de Sophia Antipolis","ror":"https://ror.org/01215r597","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I201841394","https://openalex.org/I4210106479","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Asmaa el Ouardighi","raw_affiliation_strings":["Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France","institution_ids":["https://openalex.org/I4210106479"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016522541","display_name":"C\u00e9cile Belleudy","orcid":"https://orcid.org/0009-0004-7483-163X"},"institutions":[{"id":"https://openalex.org/I4210106479","display_name":"Laboratoire d'Informatique, Signaux et Syst\u00e8mes de Sophia Antipolis","ror":"https://ror.org/01215r597","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I201841394","https://openalex.org/I4210106479","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C\u00e9cile Belleudy","raw_affiliation_strings":["Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France","institution_ids":["https://openalex.org/I4210106479"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059316155","display_name":"Michel Auguin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210106479","display_name":"Laboratoire d'Informatique, Signaux et Syst\u00e8mes de Sophia Antipolis","ror":"https://ror.org/01215r597","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I201841394","https://openalex.org/I4210106479","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Michel Auguin","raw_affiliation_strings":["Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique, signaux et Syst\u00e8mes de Sophia-Antipolis, Sophia-Antipos Cedex, France","institution_ids":["https://openalex.org/I4210106479"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.56570591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":"3","first_page":"3","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8436933755874634},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.7691302299499512},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6573094725608826},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.6140362620353699},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5910615921020508},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5897645950317383},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5364587306976318},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5357728600502014},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5129146575927734},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48382845520973206},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.48367318511009216},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46394988894462585},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4609137177467346},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4524849057197571},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.4430864155292511},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.43869057297706604},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4345690906047821},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4283744692802429},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.41474443674087524},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3817177712917328},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.37203162908554077},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35422778129577637},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.28020286560058594},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.059245139360427856}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8436933755874634},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.7691302299499512},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6573094725608826},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.6140362620353699},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5910615921020508},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5897645950317383},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5364587306976318},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5357728600502014},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5129146575927734},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48382845520973206},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.48367318511009216},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46394988894462585},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4609137177467346},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4524849057197571},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.4430864155292511},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.43869057297706604},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4345690906047821},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4283744692802429},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.41474443674087524},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3817177712917328},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.37203162908554077},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35422778129577637},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.28020286560058594},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.059245139360427856},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1101868.1101871","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1101868.1101871","pdf_url":null,"source":{"id":"https://openalex.org/S4210193905","display_name":"ACM SIGARCH Computer Architecture News","issn_l":"0163-5964","issn":["0163-5964","1943-5851"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320740","host_organization_name":"ACM SIGARCH","host_organization_lineage":["https://openalex.org/P4310320740"],"host_organization_lineage_names":["ACM SIGARCH"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM SIGARCH Computer Architecture News","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1737297434","https://openalex.org/W1747544572","https://openalex.org/W2032297914","https://openalex.org/W2036579931","https://openalex.org/W2054732504","https://openalex.org/W2109488193","https://openalex.org/W2117102169","https://openalex.org/W2140243169","https://openalex.org/W2147360360","https://openalex.org/W2154632001","https://openalex.org/W2167245414","https://openalex.org/W2170806963","https://openalex.org/W2506983566","https://openalex.org/W4240172007"],"related_works":["https://openalex.org/W2934889147","https://openalex.org/W2145484885","https://openalex.org/W3108993429","https://openalex.org/W2096506606","https://openalex.org/W4317815260","https://openalex.org/W4382407528","https://openalex.org/W2570594754","https://openalex.org/W2558445884","https://openalex.org/W1531802798","https://openalex.org/W2078720616"],"abstract_inverted_index":{"In":[0],"the":[1,26,66,77,85,99,112,122,127,130],"context":[2],"of":[3,14,25,41,71,79,93,129],"battery-driven":[4],"embedded":[5],"systems,":[6],"reducing":[7],"energy":[8,67,86,139],"while":[9],"maintaining":[10],"performance":[11],"is":[12,91],"one":[13,90],"today's":[15],"challenges.":[16],"The":[17,88],"on-chip":[18,55],"memory":[19,43,56,82,95,106,109],"count":[20],"for":[21,31,52,60],"a":[22,61,104,134],"great":[23],"part":[24],"whole":[27],"system":[28],"consumption,":[29],"especially":[30],"images":[32],"and":[33,75,107,110,119,133],"video":[34],"processing":[35],"applications":[36],"that":[37],"make":[38],"heavy":[39],"use":[40],"large":[42],"data":[44],"size.In":[45],"this":[46],"paper,":[47],"we":[48,102,115],"present":[49],"new":[50],"technique":[51],"efficiently":[53],"exploiting":[54],"space":[57],"(cache,":[58],"scrathpad)":[59],"specific":[62],"application":[63],"to":[64],"reduce":[65],"consumption":[68],"without":[69],"loss":[70],"performance.":[72],"We":[73,125],"configure":[74],"compare":[76],"impact":[78],"three":[80],"different":[81],"architectures":[83],"on":[84],"consumption.":[87,140],"first":[89],"composed":[92],"main":[94,105,123],"with":[96,121],"cache,":[97],"in":[98,111,138],"second":[100],"architecture":[101,114,132],"find":[103],"scratchpad":[108,120],"last":[113,131],"combine":[116],"both":[117],"cache":[118],"memory.":[124],"show":[126],"effectiveness":[128],"saving":[135],"about":[136],"35%":[137]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}