{"id":"https://openalex.org/W2098413111","doi":"https://doi.org/10.1145/1095890.1095892","title":"Overcoming the memory wall in packet processing","display_name":"Overcoming the memory wall in packet processing","publication_year":2005,"publication_date":"2005-10-26","ids":{"openalex":"https://openalex.org/W2098413111","doi":"https://doi.org/10.1145/1095890.1095892","mag":"2098413111"},"language":"en","primary_location":{"id":"doi:10.1145/1095890.1095892","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1095890.1095892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076377665","display_name":"Jayaram Mudigonda","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jayaram Mudigonda","raw_affiliation_strings":["University of Texas at Austin","Department of Computer Science, University of Texas at Austin, Austin TX"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Computer Science, University of Texas at Austin, Austin TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025006858","display_name":"Harrick M. Vin","orcid":null},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Harrick M. Vin","raw_affiliation_strings":["University of Texas at Austin","Department of Computer Science, University of Texas at Austin, Austin TX"],"affiliations":[{"raw_affiliation_string":"University of Texas at Austin","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Department of Computer Science, University of Texas at Austin, Austin TX","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110434489","display_name":"Raj Yavatkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Raj Yavatkar","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076377665"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":5.414,"has_fulltext":false,"cited_by_count":43,"citation_normalized_percentile":{"value":0.9573767,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8654996752738953},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.46394893527030945},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4523296654224396},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.4416988790035248},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4381488561630249},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4325340688228607},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4268142879009247},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4206179678440094},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.4137575030326843},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.41113466024398804},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.407367467880249},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4064747095108032},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37861010432243347},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3019416630268097},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25331568717956543},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23798266053199768},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19578784704208374},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18929442763328552},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.16480308771133423}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8654996752738953},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.46394893527030945},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4523296654224396},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.4416988790035248},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4381488561630249},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4325340688228607},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4268142879009247},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4206179678440094},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.4137575030326843},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.41113466024398804},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.407367467880249},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4064747095108032},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37861010432243347},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3019416630268097},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25331568717956543},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23798266053199768},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19578784704208374},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18929442763328552},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.16480308771133423},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1095890.1095892","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1095890.1095892","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W119787266","https://openalex.org/W124244495","https://openalex.org/W1503658799","https://openalex.org/W1705280236","https://openalex.org/W1887224361","https://openalex.org/W1960771887","https://openalex.org/W1968801809","https://openalex.org/W1983096721","https://openalex.org/W1984629408","https://openalex.org/W1999064874","https://openalex.org/W2011025746","https://openalex.org/W2038837571","https://openalex.org/W2056407934","https://openalex.org/W2069749081","https://openalex.org/W2097524058","https://openalex.org/W2104952512","https://openalex.org/W2106422605","https://openalex.org/W2108712752","https://openalex.org/W2115812876","https://openalex.org/W2137145600","https://openalex.org/W2138948283","https://openalex.org/W2139084641","https://openalex.org/W2147505015","https://openalex.org/W2147900802","https://openalex.org/W2154515572","https://openalex.org/W2156440845","https://openalex.org/W2159344488","https://openalex.org/W2171872428","https://openalex.org/W2546326341","https://openalex.org/W3147661780","https://openalex.org/W3215835473","https://openalex.org/W4245232836","https://openalex.org/W4292169167","https://openalex.org/W6630294547","https://openalex.org/W6637683424"],"related_works":["https://openalex.org/W1995705225","https://openalex.org/W2184902834","https://openalex.org/W2110105483","https://openalex.org/W2156983793","https://openalex.org/W2165495955","https://openalex.org/W2550323174","https://openalex.org/W3006185905","https://openalex.org/W2138610892","https://openalex.org/W2101149395","https://openalex.org/W4233393051"],"abstract_inverted_index":{"Overhead":[0],"of":[1,7,22,40,63,76,111],"memory":[2,26,116],"accesses":[3],"limits":[4],"the":[5,56,73,90,109,114],"performance":[6],"packet":[8,81],"processing":[9],"applications.":[10],"To":[11],"overcome":[12],"this":[13,52],"bottleneck,":[14],"today's":[15],"network":[16,68],"processors":[17],"can":[18],"utilize":[19],"a":[20,67],"wide-range":[21],"mechanisms-such":[23],"as":[24],"multi-level":[25],"hierarchy,":[27],"wide-word":[28],"accesses,":[29],"special-purpose":[30],"result-caches,":[31],"asynchronous":[32],"memory,":[33],"and":[34,45,48,79,96,99,113],"hardware":[35,46,64],"multi-threading.":[36,97],"However,":[37],"supporting":[38],"all":[39],"these":[41],"mechanisms":[42,65],"complicates":[43],"programmability":[44,78],"design,":[47],"wastes":[49],"systemresources.":[50],"In":[51],"paper,":[53],"we":[54],"address":[55],"following":[57],"fundamental":[58],"question:":[59],"what":[60],"minimal":[61,91],"set":[62,92],"must":[66,93],"processor":[69],"support":[70],"to":[71,107,122],"achieve":[72],"twin":[74],"goals":[75],"simplified":[77],"high":[80],"throughput?":[82],"We":[83],"show":[84],"that":[85],"no":[86],"single":[87],"mechanism":[88],"sufficies;":[89],"include":[94],"data-caches":[95,104],"Data-caches":[98],"multi-threading":[100,119],"are":[101],"complementary;":[102],"whereas":[103],"exploit":[105],"locality":[106],"reduce":[108],"number":[110],"context-switches":[112],"off-chip":[115],"bandwidth":[117],"requirement,":[118],"exploits":[120],"parallelism":[121],"hide":[123],"long":[124],"cache-miss":[125],"latencies.":[126]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}