{"id":"https://openalex.org/W2064383697","doi":"https://doi.org/10.1145/1086228.1086279","title":"From multi-clocked synchronous processes to latency-insensitive modules","display_name":"From multi-clocked synchronous processes to latency-insensitive modules","publication_year":2005,"publication_date":"2005-09-18","ids":{"openalex":"https://openalex.org/W2064383697","doi":"https://doi.org/10.1145/1086228.1086279","mag":"2064383697"},"language":"en","primary_location":{"id":"doi:10.1145/1086228.1086279","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1086228.1086279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM international conference on Embedded software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010968465","display_name":"Jean-Pierre Talpin","orcid":"https://orcid.org/0000-0002-0556-4265"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Jean-Pierre Talpin","raw_affiliation_strings":["INRIA - IRISA, Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA - IRISA, Cedex, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111791509","display_name":"Dimitru Potop-Butucaru","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Dimitru Potop-Butucaru","raw_affiliation_strings":["INRIA - IRISA, Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA - IRISA, Cedex, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076155020","display_name":"Julien Ouy","orcid":null},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Julien Ouy","raw_affiliation_strings":["INRIA - IRISA, Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA - IRISA, Cedex, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041261044","display_name":"Beno\u0131\u0302t Caillaud","orcid":"https://orcid.org/0000-0002-3234-5033"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Benoit Caillaud","raw_affiliation_strings":["INRIA - IRISA, Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INRIA - IRISA, Cedex, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010968465"],"corresponding_institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"],"apc_list":null,"apc_paid":null,"fwci":1.5833,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.83759275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"282","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.9118334650993347},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588789463043213},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6938091516494751},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.570794939994812},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5665722489356995},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5645720958709717},{"id":"https://openalex.org/keywords/transformation","display_name":"Transformation (genetics)","score":0.48543912172317505},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4238622784614563},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.41804876923561096},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.41198134422302246},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39838358759880066},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38465118408203125},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3620995283126831},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19165560603141785},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.08797886967658997},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08544433116912842},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07106316089630127}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.9118334650993347},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588789463043213},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6938091516494751},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.570794939994812},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5665722489356995},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5645720958709717},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.48543912172317505},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4238622784614563},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.41804876923561096},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.41198134422302246},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39838358759880066},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38465118408203125},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3620995283126831},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19165560603141785},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.08797886967658997},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08544433116912842},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07106316089630127},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1086228.1086279","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1086228.1086279","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM international conference on Embedded software","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Quality Education","id":"https://metadata.un.org/sdg/4","score":0.7300000190734863}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2031381504","https://openalex.org/W2127335869","https://openalex.org/W2142325984","https://openalex.org/W2282113156"],"related_works":["https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W4312516786","https://openalex.org/W2089881199","https://openalex.org/W2019614288","https://openalex.org/W2120480196","https://openalex.org/W2129978639","https://openalex.org/W3094139610","https://openalex.org/W2362759320","https://openalex.org/W1968719094"],"abstract_inverted_index":{"We":[0,76],"consider":[1],"the":[2,19,26,30,47,51,58,68,79,87],"problem":[3],"of":[4,21,29,50,60,70,83,86,90],"synthesizing":[5],"correct-by-construction":[6],"globally":[7],"asynchronous,":[8],"locally":[9],"synchronous":[10,15,27,88,93],"(GALS)":[11],"implementations":[12],"from":[13],"modular":[14],"specifications.":[16],"This":[17],"involves":[18],"synthesis":[20],"asynchronous":[22,74],"wrappers":[23,104],"that":[24],"drive":[25],"clocks":[28],"modules":[31,89],"and":[32,72,102],"perform":[33],"input":[34],"reading":[35],"in":[36,43],"such":[37],"a":[38,44,91],"fashion":[39],"as":[40],"to":[41],"preserve,":[42],"certain":[45],"sense,":[46],"global":[48],"properties":[49],"system.":[52],"Our":[53],"approach":[54],"is":[55],"based":[56],"on":[57,78],"theory":[59],"weakly":[61,96],"endochronous":[62,97],"systems,":[63],"which":[64,100],"gives":[65],"criteria":[66],"guaranteeing":[67],"existence":[69],"simple":[71,101],"efficient":[73,103],"wrappers.":[75],"focus":[77],"transformation":[80],"(by":[81],"means":[82],"added":[84],"signalling)":[85],"multiclock":[92],"specification":[94],"into":[95],"modules,":[98],"for":[99],"exist.":[105]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-30T09:15:22.047038","created_date":"2025-10-10T00:00:00"}