{"id":"https://openalex.org/W2151984116","doi":"https://doi.org/10.1145/1086228.1086254","title":"A UML 2.0 profile for SystemC","display_name":"A UML 2.0 profile for SystemC","publication_year":2005,"publication_date":"2005-09-18","ids":{"openalex":"https://openalex.org/W2151984116","doi":"https://doi.org/10.1145/1086228.1086254","mag":"2151984116"},"language":"en","primary_location":{"id":"doi:10.1145/1086228.1086254","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1086228.1086254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM international conference on Embedded software","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008671444","display_name":"Elvinia Riccobene","orcid":"https://orcid.org/0000-0002-1400-1026"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"E. Riccobene","raw_affiliation_strings":["Univ. di Milano, Crema, Italy"],"affiliations":[{"raw_affiliation_string":"Univ. di Milano, Crema, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064186815","display_name":"Patrizia Scandurra","orcid":"https://orcid.org/0000-0002-9209-3624"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Scandurra","raw_affiliation_strings":["Univ. di Catania, Catania, Italy"],"affiliations":[{"raw_affiliation_string":"Univ. di Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086347492","display_name":"Alberto Rosti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Rosti","raw_affiliation_strings":["STMicroelectronics Lab R&I, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Lab R&I, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067083804","display_name":"S. Bocchio","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Bocchio","raw_affiliation_strings":["STMicroelectronics Lab R&I, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics Lab R&I, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5008671444"],"corresponding_institution_ids":["https://openalex.org/I189158943"],"apc_list":null,"apc_paid":null,"fwci":3.9571,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.93791186,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"138","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9920378923416138},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.8190301656723022},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8068690896034241},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.7159289121627808},{"id":"https://openalex.org/keywords/uml-tool","display_name":"UML tool","score":0.6560925245285034},{"id":"https://openalex.org/keywords/lift","display_name":"Lift (data mining)","score":0.5811319947242737},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5122917890548706},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4784933924674988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4500218331813812},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.43794745206832886},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4193042516708374},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3991818130016327},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39020079374313354},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.38392072916030884},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.3272954821586609}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9920378923416138},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.8190301656723022},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8068690896034241},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.7159289121627808},{"id":"https://openalex.org/C146939238","wikidata":"https://www.wikidata.org/wiki/Q2467310","display_name":"UML tool","level":4,"score":0.6560925245285034},{"id":"https://openalex.org/C139002025","wikidata":"https://www.wikidata.org/wiki/Q3001212","display_name":"Lift (data mining)","level":2,"score":0.5811319947242737},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5122917890548706},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4784933924674988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4500218331813812},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.43794745206832886},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4193042516708374},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3991818130016327},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39020079374313354},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.38392072916030884},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3272954821586609},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1086228.1086254","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1086228.1086254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th ACM international conference on Embedded software","raw_type":"proceedings-article"},{"id":"pmh:oai:aisberg.unibg.it:10446/245154","is_oa":false,"landing_page_url":"https://hdl.handle.net/10446/245154","pdf_url":null,"source":{"id":"https://openalex.org/S4377196347","display_name":"Aisberg (University of Bergamo)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I11039511","host_organization_name":"University of Bergamo","host_organization_lineage":["https://openalex.org/I11039511"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1487672899","https://openalex.org/W1526443116","https://openalex.org/W2017081644","https://openalex.org/W2105800515","https://openalex.org/W2109171190","https://openalex.org/W2115751667","https://openalex.org/W2119702918","https://openalex.org/W2130650583","https://openalex.org/W2148740615","https://openalex.org/W2339498140","https://openalex.org/W4285719527","https://openalex.org/W6682087946"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2532163536","https://openalex.org/W2157772069","https://openalex.org/W1501807250"],"abstract_inverted_index":{"In":[0],"this":[1,45],"paper":[2],"we":[3],"present":[4],"a":[5,15,50],"UML":[6,39,70],"2.0":[7],"profile":[8,46],"for":[9,52],"the":[10,35,59,67],"SystemC":[11,36,72],"language,":[12],"which":[13],"is":[14,47],"consistent":[16],"set":[17],"of":[18,34,44,69],"modeling":[19],"constructs":[20],"designed":[21],"to":[22,38,48,57,73],"lift":[23],"both":[24],"structural":[25],"and":[26,31,54,71],"behavioral":[27],"features":[28],"(including":[29],"events":[30],"time":[32],"features)":[33],"language":[37],"level.":[40],"The":[41],"main":[42],"target":[43],"provide":[49],"means":[51],"software":[53],"hardware":[55],"engineers":[56],"improve":[58],"current":[60],"industrial":[61],"Systems-on-a-Chip":[62],"(SoC)":[63],"design":[64],"methodology":[65],"joining":[66],"capabilities":[68],"operate":[74],"at":[75],"system-level.":[76]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}