{"id":"https://openalex.org/W2117374363","doi":"https://doi.org/10.1145/1084834.1084878","title":"Enhanced code density of embedded CISC processors with echo technology","display_name":"Enhanced code density of embedded CISC processors with echo technology","publication_year":2005,"publication_date":"2005-09-19","ids":{"openalex":"https://openalex.org/W2117374363","doi":"https://doi.org/10.1145/1084834.1084878","mag":"2117374363"},"language":"en","primary_location":{"id":"doi:10.1145/1084834.1084878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101174906","display_name":"Youfeng Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Youfeng Wu","raw_affiliation_strings":["Intel Labs, Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021886781","display_name":"Maur\u00edcio Breternitz","orcid":"https://orcid.org/0000-0003-1752-6255"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mauricio Breternitz","raw_affiliation_strings":["Intel Labs, Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012087967","display_name":"Herbert H. J. Hum","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Herbert Hum","raw_affiliation_strings":["Intel Labs, Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009975444","display_name":"Ramesh Peri","orcid":"https://orcid.org/0009-0009-4272-4211"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Peri","raw_affiliation_strings":["Intel Labs, Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109222037","display_name":"Jay Pickett","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Pickett","raw_affiliation_strings":["Intel Labs, Clara, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Labs, Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7681354880332947},{"id":"https://openalex.org/keywords/echo","display_name":"Echo (communications protocol)","score":0.715761661529541},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.6774454116821289},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6760038137435913},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5440194010734558},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5381390452384949},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.5294836163520813},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5291151404380798},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5220879912376404},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.45973220467567444},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.433943510055542},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31497907638549805},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1339608132839203},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08426439762115479}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7681354880332947},{"id":"https://openalex.org/C2779426996","wikidata":"https://www.wikidata.org/wiki/Q18389128","display_name":"Echo (communications protocol)","level":2,"score":0.715761661529541},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.6774454116821289},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6760038137435913},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5440194010734558},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5381390452384949},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.5294836163520813},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5291151404380798},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5220879912376404},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.45973220467567444},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.433943510055542},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31497907638549805},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1339608132839203},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08426439762115479},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1084834.1084878","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1531729176","https://openalex.org/W1969031936","https://openalex.org/W1994252796","https://openalex.org/W2004807513","https://openalex.org/W2059513841","https://openalex.org/W2105686649","https://openalex.org/W2107745473","https://openalex.org/W2113757720","https://openalex.org/W2121070329","https://openalex.org/W2121252285","https://openalex.org/W2121945276","https://openalex.org/W2136968076","https://openalex.org/W2141973934","https://openalex.org/W3003570873","https://openalex.org/W4237463548","https://openalex.org/W7016006256"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2798369277","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"Code":[0],"density":[1,75],"is":[2,68],"an":[3,39],"important":[4],"issue":[5],"in":[6,17,80],"memory":[7],"constrained":[8],"systems.":[9],"Some":[10],"RISC":[11],"processor,":[12,20],"e.g.":[13],"the":[14,18,28,77,81],"THUMB":[15,78],"extension":[16,79],"ARM":[19,82],"supports":[21],"aggressive":[22],"code":[23,74],"size":[24],"reduction":[25],"even":[26],"at":[27],"cost":[29],"of":[30,45,70],"significant":[31],"performance":[32,88],"loss.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"develop":[38],"algorithm":[40],"that":[41,61],"utilizes":[42],"a":[43,72],"set":[44,84],"novel":[46],"variable":[47],"length":[48],"Echo":[49,66],"instructions":[50,67],"and":[51],"evaluate":[52],"its":[53],"effectiveness":[54],"for":[55],"IA32":[56,62],"binaries.":[57],"Our":[58],"experiments":[59],"show":[60],"processor":[63],"equipped":[64],"with":[65,85],"capable":[69],"achieving":[71],"similar":[73],"as":[76],"instruction":[83],"significantly":[86],"lower":[87],"penalty.":[89]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}