{"id":"https://openalex.org/W2134117817","doi":"https://doi.org/10.1145/1084834.1084840","title":"Future processors","display_name":"Future processors","publication_year":2005,"publication_date":"2005-09-19","ids":{"openalex":"https://openalex.org/W2134117817","doi":"https://doi.org/10.1145/1084834.1084840","mag":"2134117817"},"language":"en","primary_location":{"id":"doi:10.1145/1084834.1084840","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073310957","display_name":"Charlie Johnson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120349","display_name":"University of Minnesota Rochester","ror":"https://ror.org/02rh4fw73","country_code":"US","type":"education","lineage":["https://openalex.org/I4210120349"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Charlie Johnson","raw_affiliation_strings":["IBM, Rochester, MN"],"affiliations":[{"raw_affiliation_string":"IBM, Rochester, MN","institution_ids":["https://openalex.org/I4210120349"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050151183","display_name":"Jeff Welser","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120349","display_name":"University of Minnesota Rochester","ror":"https://ror.org/02rh4fw73","country_code":"US","type":"education","lineage":["https://openalex.org/I4210120349"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Welser","raw_affiliation_strings":["IBM, Rochester, MN"],"affiliations":[{"raw_affiliation_string":"IBM, Rochester, MN","institution_ids":["https://openalex.org/I4210120349"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5073310957"],"corresponding_institution_ids":["https://openalex.org/I4210120349"],"apc_list":null,"apc_paid":null,"fwci":2.5781,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89732143,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9934999942779541,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7110750079154968},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7103116512298584},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5981553792953491},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5327824354171753},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45921018719673157},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4582587480545044},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45565178990364075},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4525567293167114},{"id":"https://openalex.org/keywords/power-demand","display_name":"Power demand","score":0.4222824275493622},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33669859170913696},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2672353982925415},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.21394053101539612},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13564348220825195},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09059098362922668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7110750079154968},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7103116512298584},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5981553792953491},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5327824354171753},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45921018719673157},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4582587480545044},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45565178990364075},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4525567293167114},{"id":"https://openalex.org/C2983317576","wikidata":"https://www.wikidata.org/wiki/Q1853339","display_name":"Power demand","level":4,"score":0.4222824275493622},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33669859170913696},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2672353982925415},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.21394053101539612},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13564348220825195},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09059098362922668},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1084834.1084840","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1084834.1084840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1488327529","https://openalex.org/W1575732703","https://openalex.org/W1969037332","https://openalex.org/W2061388644","https://openalex.org/W2111880608"],"related_works":["https://openalex.org/W2047588290","https://openalex.org/W2170268965","https://openalex.org/W1579918296","https://openalex.org/W3033052750","https://openalex.org/W2133693067","https://openalex.org/W2127306778","https://openalex.org/W2502691491","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2063558432"],"abstract_inverted_index":{"The":[0],"ability":[1],"to":[2,25,60],"continue":[3,24],"increasing":[4,34],"processor":[5,67],"frequency":[6],"and":[7,20,42,81],"single":[8],"thread":[9],"performance":[10,76],"is":[11],"being":[12],"severely":[13],"limited":[14],"by":[15],"exponential":[16],"increases":[17],"in":[18],"leakage":[19],"active":[21],"power.":[22],"To":[23],"improve":[26],"system":[27],"performance,":[28],"future":[29,66],"designs":[30,64],"will":[31],"rely":[32],"on":[33,47],"numbers":[35],"of":[36],"smaller,":[37],"more":[38,61],"power":[39],"efficient":[40,84],"cores":[41],"special":[43],"purpose":[44],"accelerators":[45],"integrated":[46],"a":[48,82],"chip.":[49],"In":[50],"this":[51],"paper,":[52],"we":[53],"describe":[54],"how":[55],"these":[56],"trends":[57],"are":[58],"leading":[59],"modular,":[62],"SoC-like":[63],"for":[65],"chips,":[68],"which":[69],"can":[70],"still":[71],"achieve":[72],"very":[73],"high":[74],"throughput":[75],"while":[77],"using":[78],"simplified":[79],"components":[80],"cost":[83],"design":[85],"methodology.":[86]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2016-06-24T00:00:00"}