{"id":"https://openalex.org/W2165289280","doi":"https://doi.org/10.1145/1081081.1081140","title":"Placement of intermodule connections on partially reconfigurable devices","display_name":"Placement of intermodule connections on partially reconfigurable devices","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2165289280","doi":"https://doi.org/10.1145/1081081.1081140","mag":"2165289280"},"language":"en","primary_location":{"id":"doi:10.1145/1081081.1081140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design - SBCCI '05","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081408639","display_name":"Florian Dittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Dittmann","raw_affiliation_strings":["University Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078260112","display_name":"Markus Heberling","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Heberling","raw_affiliation_strings":["University Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8775218725204468},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7246518731117249},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6591427326202393},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.624636173248291},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4973450005054474},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4210919141769409},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.38233691453933716},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3211139440536499},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2565523386001587},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25182104110717773},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.14762642979621887},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13470852375030518},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09603315591812134}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8775218725204468},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7246518731117249},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6591427326202393},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.624636173248291},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4973450005054474},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4210919141769409},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.38233691453933716},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3211139440536499},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2565523386001587},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25182104110717773},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.14762642979621887},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13470852375030518},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09603315591812134},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1081081.1081140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design - SBCCI '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W146588291","https://openalex.org/W194270005","https://openalex.org/W1480230076","https://openalex.org/W1562700712","https://openalex.org/W1600593855","https://openalex.org/W2134382506","https://openalex.org/W2148307981","https://openalex.org/W2165666359","https://openalex.org/W2167183985"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2103526090","https://openalex.org/W1574948540"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"algorithms":[3,158],"for":[4,86,91,109,159],"the":[5,45,53,76,84,87,110,114,130,134,141,152],"placement":[6,88],"of":[7,47,89,133],"intermodule":[8,111],"signals":[9,17,90,135],"on":[10,24],"dynamically":[11,115],"and":[12,27,40,98,118,143],"partially":[13],"reconfigurable":[14,21],"devices.":[15],"Intermodule":[16],"facilitate":[18],"communication":[19,42,49,70],"across":[20],"module":[22],"boundaries":[23],"FPGA":[25],"devices":[26],"must":[28,37,56],"guarantee":[29],"conformance":[30],"to":[31,59,105,150],"partial":[32],"reconfiguration":[33],"requirements,":[34],"i.e.,":[35],"they":[36],"represent":[38],"static":[39],"fixed":[41],"resources.":[43],"Beside":[44],"realization":[46],"such":[48,92],"as":[50,121],"reliable":[51],"signals,":[52],"physical":[54,78,131],"location":[55],"be":[57],"conform":[58],"all":[60,138],"possible":[61],"abutting":[62],"modules,":[63],"particularly":[64],"if":[65,129],"different":[66,69,160],"modules":[67,117,139],"with":[68,137],"requirements":[71,85],"are":[72],"temporally":[73],"loaded":[74],"into":[75],"same":[77],"location.In":[79],"this":[80],"paper,":[81],"we":[82,102,124,154],"investigate":[83],"temporal":[93],"changing":[94],"conditions.":[95],"After":[96],"presenting":[97],"categorizing":[99],"critical":[100],"scenarios,":[101],"formalize":[103],"strategies":[104],"find":[106],"valid":[107],"locations":[108],"signals.":[112],"Considering":[113],"loadable":[116],"their":[119],"connections":[120],"a":[122],"graph,":[123],"can":[125],"avoid":[126],"signal":[127],"conflicts,":[128],"allocation":[132],"harmonizes":[136],"in":[140],"nearest":[142,145],"second":[144],"neighboring":[146],"range.":[147],"In":[148],"order":[149],"prove":[151],"applicability,":[153],"test":[155],"our":[156],"developed":[157],"scenarios.":[161]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-19T07:52:34.831488","created_date":"2025-10-10T00:00:00"}