{"id":"https://openalex.org/W2078152031","doi":"https://doi.org/10.1145/1081081.1081139","title":"Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture","display_name":"Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2078152031","doi":"https://doi.org/10.1145/1081081.1081139","mag":"2078152031"},"language":"en","primary_location":{"id":"doi:10.1145/1081081.1081139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design  - SBCCI '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000000560","display_name":"Sujan Pandey","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Sujan Pandey","raw_affiliation_strings":["Darmstadt University of Technology, Darmstadt, Germany","Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. pandey@mes.tu-darmstadt.de"],"affiliations":[{"raw_affiliation_string":"Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. pandey@mes.tu-darmstadt.de","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002162776","display_name":"Manfred Glesner","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Glesner","raw_affiliation_strings":["Darmstadt University of Technology, Darmstadt, Germany","Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. glesner@mes.tu-darmstadt.de"],"affiliations":[{"raw_affiliation_string":"Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Institute of Microelectronics Systems, Darmstadt University of Technology, Karlstr. 15, D-64283 Darmstadt, Germany. glesner@mes.tu-darmstadt.de","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021712397","display_name":"Max M\u00fchlh\u00e4user","orcid":"https://orcid.org/0000-0003-4713-5327"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Max M\u00fchlh\u00e4user","raw_affiliation_strings":["Darmstadt University of Technology, Darmstadt, Germany","Telecooperation Group, Darmstadt University of Technology, Hochschulstr. 10, D-64283 Darmstadt, Germany. max@informatik.tu-darmstadt.de"],"affiliations":[{"raw_affiliation_string":"Darmstadt University of Technology, Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Telecooperation Group, Darmstadt University of Technology, Hochschulstr. 10, D-64283 Darmstadt, Germany. max@informatik.tu-darmstadt.de","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000000560"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":2.3359,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.90025575,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"230","last_page":"230"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7729455232620239},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5966888666152954},{"id":"https://openalex.org/keywords/bus-network","display_name":"Bus network","score":0.5426022410392761},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5357152223587036},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5126006007194519},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5121653079986572},{"id":"https://openalex.org/keywords/system-bus","display_name":"System bus","score":0.49654871225357056},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4785935580730438},{"id":"https://openalex.org/keywords/communications-system","display_name":"Communications system","score":0.4752652049064636},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.47357282042503357},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.47049710154533386},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.43505048751831055},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4270434081554413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41631200909614563},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.41000932455062866},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4051545262336731},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3914291262626648},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3902429938316345},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24954476952552795},{"id":"https://openalex.org/keywords/control-bus","display_name":"Control bus","score":0.22751256823539734},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21010065078735352},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14155906438827515},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11177623271942139},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07876461744308472}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7729455232620239},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5966888666152954},{"id":"https://openalex.org/C54609922","wikidata":"https://www.wikidata.org/wiki/Q748329","display_name":"Bus network","level":4,"score":0.5426022410392761},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5357152223587036},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5126006007194519},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5121653079986572},{"id":"https://openalex.org/C136321198","wikidata":"https://www.wikidata.org/wiki/Q2377054","display_name":"System bus","level":2,"score":0.49654871225357056},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4785935580730438},{"id":"https://openalex.org/C101765175","wikidata":"https://www.wikidata.org/wiki/Q577764","display_name":"Communications system","level":2,"score":0.4752652049064636},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.47357282042503357},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.47049710154533386},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.43505048751831055},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4270434081554413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41631200909614563},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.41000932455062866},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4051545262336731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3914291262626648},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3902429938316345},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24954476952552795},{"id":"https://openalex.org/C203315745","wikidata":"https://www.wikidata.org/wiki/Q2235486","display_name":"Control bus","level":3,"score":0.22751256823539734},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21010065078735352},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14155906438827515},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11177623271942139},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07876461744308472},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/1081081.1081139","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081139","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design  - SBCCI '05","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:24639","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/24639/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"NonPeerReviewed"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2032570700","https://openalex.org/W2053415041","https://openalex.org/W2063747323","https://openalex.org/W2137185684","https://openalex.org/W2159247054","https://openalex.org/W2161452437","https://openalex.org/W2167378481"],"related_works":["https://openalex.org/W2398552606","https://openalex.org/W2388085031","https://openalex.org/W2387146226","https://openalex.org/W768575893","https://openalex.org/W2188294610","https://openalex.org/W51382759","https://openalex.org/W2462772140","https://openalex.org/W2023620749","https://openalex.org/W2171248969","https://openalex.org/W4255235451"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,38,66,154],"method":[4],"of":[5,37,43,62,68,78,80,85,92,124,129,145],"on-chip":[6,53],"communication":[7,60,69,103,114,151],"topology":[8,104],"synthesis":[9,22],"and":[10,31,88,105],"optimization":[11],"for":[12,20,153],"shared":[14],"multi-bus":[15],"based":[16,110],"architecture.":[17],"An":[18],"assumption":[19],"the":[21,25,34,59,89,102,108,112,120,134,143,150],"is":[23,55],"that":[24,41],"system":[26,121],"has":[27],"already":[28],"been":[29],"partitioned":[30],"mapped":[32],"onto":[33],"appropriate":[35],"components":[36],"SoC":[39],"so":[40],"size":[42,84],"data":[44],"to":[45,133,148],"be":[46],"transferred":[47],"at":[48],"each":[49,63],"time":[50],"by":[51],"an":[52,125],"module":[54,64],"fixed.":[56],"We":[57,100],"model":[58],"behavior":[61],"as":[65],"set":[67],"lifetime":[70],"intervals":[71],"(CLTIs),":[72],"which":[73,116],"are":[74,117],"optimized":[75],"in":[76,138],"terms":[77],"number":[79,91],"overlaps":[81],"among":[82],"them,":[83],"bus":[86],"width":[87],"minimum":[90],"buses,":[93],"using":[94],"ILP":[95],"(integer":[96],"linear":[97],"programming)":[98],"formulation.":[99],"synthesize":[101,149],"further":[106],"optimize":[107],"architecture":[109,152],"on":[111],"intermodule":[113],"statistics,":[115],"obtained":[118],"from":[119],"level":[122],"profiling":[123],"application.":[126],"The":[127],"result":[128],"applying":[130],"this":[131],"approach":[132],"Talking":[135],"Assistant":[136],"used":[137],"ubiquitous":[139],"computing":[140],"application":[141],"demonstrates":[142],"utility":[144],"our":[146],"techniques":[147],"complex":[155],"system.":[156]},"counts_by_year":[],"updated_date":"2026-02-26T08:16:20.718346","created_date":"2025-10-10T00:00:00"}