{"id":"https://openalex.org/W2088942444","doi":"https://doi.org/10.1145/1081081.1081095","title":"On the adequate transistor modeling for optimal design of CMOS OTA","display_name":"On the adequate transistor modeling for optimal design of CMOS OTA","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2088942444","doi":"https://doi.org/10.1145/1081081.1081095","mag":"2088942444"},"language":"en","primary_location":{"id":"doi:10.1145/1081081.1081095","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design  - SBCCI '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053594173","display_name":"Edson Pinto Santana","orcid":"https://orcid.org/0000-0003-2685-025X"},"institutions":[{"id":"https://openalex.org/I126158947","display_name":"Universidade Federal da Bahia","ror":"https://ror.org/03k3p7647","country_code":"BR","type":"education","lineage":["https://openalex.org/I126158947"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"E. P. Santana","raw_affiliation_strings":["Universidade Federal da Bahia, Salvador - BA, Brazil","Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. ecoluzed@ig.com.br"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal da Bahia, Salvador - BA, Brazil","institution_ids":["https://openalex.org/I126158947"]},{"raw_affiliation_string":"Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. ecoluzed@ig.com.br","institution_ids":["https://openalex.org/I126158947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015003042","display_name":"Niraldo Roberto Ferreira","orcid":null},"institutions":[{"id":"https://openalex.org/I126158947","display_name":"Universidade Federal da Bahia","ror":"https://ror.org/03k3p7647","country_code":"BR","type":"education","lineage":["https://openalex.org/I126158947"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"N. R. Ferreira","raw_affiliation_strings":["Universidade Federal da Bahia, Salvador - BA, Brazil","Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. niraldo@ufba.br"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal da Bahia, Salvador - BA, Brazil","institution_ids":["https://openalex.org/I126158947"]},{"raw_affiliation_string":"Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. niraldo@ufba.br","institution_ids":["https://openalex.org/I126158947"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062837641","display_name":"Carlos E.T. D\u00f3rea","orcid":"https://orcid.org/0000-0002-3999-2874"},"institutions":[{"id":"https://openalex.org/I126158947","display_name":"Universidade Federal da Bahia","ror":"https://ror.org/03k3p7647","country_code":"BR","type":"education","lineage":["https://openalex.org/I126158947"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"C. E. T. Dorea","raw_affiliation_strings":["Universidade Federal da Bahia, Salvador - BA, Brazil","Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. cetdorea@ufba.br"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal da Bahia, Salvador - BA, Brazil","institution_ids":["https://openalex.org/I126158947"]},{"raw_affiliation_string":"Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. cetdorea@ufba.br","institution_ids":["https://openalex.org/I126158947"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011600149","display_name":"Ana Isabela Ara\u00fajo Cunha","orcid":"https://orcid.org/0000-0003-3955-3430"},"institutions":[{"id":"https://openalex.org/I126158947","display_name":"Universidade Federal da Bahia","ror":"https://ror.org/03k3p7647","country_code":"BR","type":"education","lineage":["https://openalex.org/I126158947"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"A. I. A. Cunha","raw_affiliation_strings":["Universidade Federal da Bahia, Salvador - BA, Brazil","Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. aiac@ufba.br"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade Federal da Bahia, Salvador - BA, Brazil","institution_ids":["https://openalex.org/I126158947"]},{"raw_affiliation_string":"Laborat\u00f3rio de Concep\u00e7\u00e3o de Circuitos Integrados, Departamento de Engenharia El\u00e9trica, Universidade Federal da Bahia, Rua Aristides Novis 2, Federa\u00e7\u00e3o, Salvador - BA, Brazil CEP 40210-630. aiac@ufba.br","institution_ids":["https://openalex.org/I126158947"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7269,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.74618002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7710592746734619},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7600932121276855},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.6555907726287842},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6394742131233215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6149408221244812},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6075278520584106},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.49297046661376953},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4889186918735504},{"id":"https://openalex.org/keywords/inversion","display_name":"Inversion (geology)","score":0.41646474599838257},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4139987826347351},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2567088007926941},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25536343455314636},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1278609335422516}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7710592746734619},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7600932121276855},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.6555907726287842},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6394742131233215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6149408221244812},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6075278520584106},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.49297046661376953},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4889186918735504},{"id":"https://openalex.org/C1893757","wikidata":"https://www.wikidata.org/wiki/Q3653001","display_name":"Inversion (geology)","level":3,"score":0.41646474599838257},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4139987826347351},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2567088007926941},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25536343455314636},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1278609335422516},{"id":"https://openalex.org/C109007969","wikidata":"https://www.wikidata.org/wiki/Q749565","display_name":"Structural basin","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1081081.1081095","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1081081.1081095","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th annual symposium on Integrated circuits and system design  - SBCCI '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1598059889","https://openalex.org/W2106476087","https://openalex.org/W2122919983","https://openalex.org/W2125819445","https://openalex.org/W2149374346","https://openalex.org/W2164151569","https://openalex.org/W2167034725","https://openalex.org/W3149782279"],"related_works":["https://openalex.org/W4386066422","https://openalex.org/W2548594263","https://openalex.org/W2966234605","https://openalex.org/W2540368402","https://openalex.org/W2055409173","https://openalex.org/W2539702774","https://openalex.org/W1591186069","https://openalex.org/W2533036699","https://openalex.org/W2172415194","https://openalex.org/W2069200401"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"a":[3,57],"methodology":[4,45],"for":[5],"optimal":[6],"design":[7,61],"of":[8,41,50],"CMOS":[9],"OTA,":[10],"through":[11],"an":[12],"automatic":[13],"sizing":[14],"tool,":[15],"where":[16],"the":[17,23,33,37,43],"entire":[18],"formulation":[19],"is":[20],"based":[21],"on":[22],"Advanced":[24],"Compact":[25],"MOSFET":[26],"(ACM)":[27],"model.":[28],"Since":[29],"this":[30],"model":[31],"describes":[32],"device":[34],"behavior":[35],"in":[36,56],"whole":[38],"inversion":[39],"regime":[40],"operation,":[42],"proposed":[44],"provides":[46],"more":[47,59],"reliable":[48],"prediction":[49],"circuit":[51],"performance":[52],"and":[53],"allows":[54],"optimization":[55],"much":[58],"extended":[60],"space.":[62]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}