{"id":"https://openalex.org/W2152341771","doi":"https://doi.org/10.1145/1077603.1077647","title":"Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices","display_name":"Power and thermal effects of SRAM vs. Latch-Mux design styles and clock gating choices","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2152341771","doi":"https://doi.org/10.1145/1077603.1077647","mag":"2152341771"},"language":"en","primary_location":{"id":"doi:10.1145/1077603.1077647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1077603.1077647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Low power electronics and design  - ISLPED '05","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001906429","display_name":"Yingmin Li","orcid":"https://orcid.org/0000-0001-6383-8175"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yingmin Li","raw_affiliation_strings":["University of Virginia"],"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018352758","display_name":"Mark Hempstead","orcid":"https://orcid.org/0000-0001-9696-4741"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Hempstead","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066526252","display_name":"Patrick Mauro","orcid":null},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Patrick Mauro","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026496503","display_name":"David Brooks","orcid":"https://orcid.org/0000-0002-0662-7889"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Brooks","raw_affiliation_strings":["Harvard University"],"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115604903","display_name":"Zhigang Hu","orcid":"https://orcid.org/0000-0001-5707-8931"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhigang Hu","raw_affiliation_strings":["IBM T.J. Watson Research Center"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Skadron","raw_affiliation_strings":["University of Virginia"],"affiliations":[{"raw_affiliation_string":"University of Virginia","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001906429"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":1.067,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.80176096,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"173","last_page":"173"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7915733456611633},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6917088627815247},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6283926963806152},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5703149437904358},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5355947017669678},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5227225422859192},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.45403146743774414},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40377920866012573},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.39430731534957886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29199695587158203},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25250014662742615},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2203979790210724},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15438368916511536},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13164815306663513},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.12889263033866882}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7915733456611633},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6917088627815247},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6283926963806152},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5703149437904358},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5355947017669678},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5227225422859192},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.45403146743774414},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40377920866012573},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.39430731534957886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29199695587158203},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25250014662742615},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2203979790210724},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15438368916511536},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13164815306663513},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.12889263033866882},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1077603.1077647","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1077603.1077647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Low power electronics and design  - ISLPED '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320310536","display_name":"University of Virginia","ror":"https://ror.org/0153tk833"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W110886685","https://openalex.org/W1542907730","https://openalex.org/W1981408476","https://openalex.org/W2070015279","https://openalex.org/W2095644119","https://openalex.org/W2102727118","https://openalex.org/W2110090002","https://openalex.org/W2149432751","https://openalex.org/W2152121447","https://openalex.org/W2156476900","https://openalex.org/W2161537396","https://openalex.org/W2163629952"],"related_works":["https://openalex.org/W2559451387","https://openalex.org/W1999924508","https://openalex.org/W2061180121","https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2040807843","https://openalex.org/W2546524276","https://openalex.org/W4249038728","https://openalex.org/W2152979262","https://openalex.org/W4226239708"],"abstract_inverted_index":{"This":[0,205],"paper":[1,206],"studies":[2],"the":[3,50,75,116,209,213],"impact":[4],"on":[5],"energy":[6],"efficiency":[7],"and":[8,14,19,30,34,66,81,83,87,187,217],"thermal":[9,61,171,203],"behavior":[10],"of":[11,27,71,95,119,211],"design":[12,32,97,223],"style":[13,16],"clock-gating":[15,90],"in":[17,42,49,74,107,133],"queue":[18],"array":[20],"structures.":[21],"These":[22],"structures":[23],"are":[24,63,68,104,166],"major":[25],"sources":[26],"power":[28,59,118,132,177],"dissipation,":[29],"both":[31,79,96],"styles":[33],"various":[35],"clock":[36],"gating":[37,165,196],"schemes":[38],"can":[39],"be":[40],"found":[41],"modern,":[43],"high-performance":[44],"processors.":[45],"Although":[46],"some":[47],"work":[48,73],"circuits":[51],"domain":[52],"has":[53],"explored":[54],"these":[55],"issues":[56],"from":[57,169],"a":[58,136,170],"perspective,":[60,172],"treatments":[62],"less":[64,131],"common,":[65],"we":[67,99],"not":[69],"aware":[70],"any":[72],"architecture":[76],"domain.We":[77],"study":[78],"SRAM":[80,120,180],"latch":[82],"multiplexer":[84],"(\"latch-mux\")":[85],"designs":[86,121,129,162,193,201],"their":[88],"associated":[89],"options.":[91],"Using":[92],"circuit-level":[93],"simulations":[94],"styles,":[98],"derive":[100],"power-dissipation":[101],"ratios":[102],"which":[103],"then":[105],"used":[106,152],"cycle-level":[108],"power/performance/thermal":[109],"simulations.":[110],"We":[111,157],"find":[112,159],"that":[113,160],"even":[114],"though":[115],"\"unconstrained\"":[117],"is":[122,140,145,151],"always":[123],"better":[124],"than":[125,179],"latch-mux":[126,128,161,192],"designs,":[127],"dissipate":[130],"practice":[134],"when":[135,148,183,220],"structure's":[137],"average":[138],"occupancy":[139],"low":[141],"but":[142],"access":[143],"rate":[144],"high,":[146],"especially":[147,167,198],"\"stall":[149],"gating\"":[150],"to":[153],"minimize":[154],"switching":[155],"power.":[156],"also":[158,207],"with":[163,185,194,202],"stall":[164,195],"promising":[168,199],"because":[173],"they":[174],"exhibit":[175],"lower":[176],"density":[178],"designs.":[181],"Overall,":[182],"combined":[184],"implementation":[186],"verification":[188],"challenges":[189],"for":[190,200],"SRAMs,":[191],"appear":[197],"constraints.":[204],"shows":[208],"importance":[210],"considering":[212],"interaction":[214],"between":[215],"architectural":[216],"circuit-design":[218],"choices":[219],"performing":[221],"early-stage":[222],"exploration":[224]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}