{"id":"https://openalex.org/W2118549218","doi":"https://doi.org/10.1145/1077603.1077625","title":"Challenges and opportunities for low power FPGAs in nanometer technologies","display_name":"Challenges and opportunities for low power FPGAs in nanometer technologies","publication_year":2005,"publication_date":"2005-01-01","ids":{"openalex":"https://openalex.org/W2118549218","doi":"https://doi.org/10.1145/1077603.1077625","mag":"2118549218"},"language":"en","primary_location":{"id":"doi:10.1145/1077603.1077625","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1077603.1077625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Low power electronics and design - ISLPED '05","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["University of California\u2013Los Angeles"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California\u2013Los Angeles","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Hutton","raw_affiliation_strings":["Altera Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera Corporation#TAB#","institution_ids":["https://openalex.org/I22433950"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030859604","display_name":"Tim Tuan","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tim Tuan","raw_affiliation_strings":["Xilinx Corp"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Corp","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steve Wilton","raw_affiliation_strings":["University of British Columbia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27549853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"90","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.6997537612915039},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6546847820281982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48760786652565},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4167078733444214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32689207792282104},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.18681401014328003},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.12007227540016174}],"concepts":[{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.6997537612915039},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6546847820281982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48760786652565},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4167078733444214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32689207792282104},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.18681401014328003},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.12007227540016174},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1077603.1077625","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1077603.1077625","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2005 international symposium on Low power electronics and design - ISLPED '05","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2362687133","https://openalex.org/W2356695127","https://openalex.org/W2379723447","https://openalex.org/W2356634767","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W2742986847"],"abstract_inverted_index":{"In":[0],"this":[1],"session,":[2],"we":[3],"will":[4,66],"first":[5],"present":[6],"an":[7,18],"overview":[8],"of":[9,43],"new":[10,64],"challenges":[11],"in":[12,77],"commercial":[13],"FPGA":[14],"architecture":[15,24],"design":[16],"with":[17],"emphasis":[19],"on":[20,84],"the":[21,47,57],"circuit":[22,58],"and":[23,30,50,54,62,79,81,86],"issues":[25],"for":[26],"power":[27,72,78],"at":[28,46,56],"current":[29],"upcoming":[31],"process":[32,75],"nodes.":[33],"Today\u2019s":[34],"90nm":[35],"FPGAs":[36],"utilize":[37],"techniques":[38,65],"such":[39],"as":[40],"programmable":[41],"shut-down":[42],"unused":[44],"resources":[45],"architectural":[48],"level":[49],"multiple":[51],"threshold":[52],"voltages":[53],"gate-oxides":[55],"level.":[59],"At":[60],"65nm":[61],"45nm":[63],"need":[67],"to":[68],"target":[69],"not":[70],"only":[71],"mitigation":[73],"but":[74],"variation":[76],"timing":[80],"their":[82],"impact":[83],"yield":[85],"manufacturability.":[87]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}