{"id":"https://openalex.org/W2062476888","doi":"https://doi.org/10.1145/1065944.1065977","title":"System-wide performance monitors and their application to the optimization of coherent memory accesses","display_name":"System-wide performance monitors and their application to the optimization of coherent memory accesses","publication_year":2005,"publication_date":"2005-06-15","ids":{"openalex":"https://openalex.org/W2062476888","doi":"https://doi.org/10.1145/1065944.1065977","mag":"2062476888"},"language":"en","primary_location":{"id":"doi:10.1145/1065944.1065977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065944.1065977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054607290","display_name":"Jean-Fran\u00e7ois Collard\u22c6","orcid":"https://orcid.org/0000-0003-1443-0688"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jean-Francois Collard","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, CA","Hewlett-Packard Laboratories, Palo Alto. Ca#TAB#"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, CA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto. Ca#TAB#","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Norm Jouppi","raw_affiliation_strings":["Hewlett-Packard Laboratories, Palo Alto, CA","Hewlett-Packard Laboratories, Palo Alto. Ca#TAB#"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto, CA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Hewlett-Packard Laboratories, Palo Alto. Ca#TAB#","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026413671","display_name":"Sami Yehia","orcid":null},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sami Yehia","raw_affiliation_strings":["ARM Ltd, Cambridge, UK"],"affiliations":[{"raw_affiliation_string":"ARM Ltd, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054607290"],"corresponding_institution_ids":["https://openalex.org/I1324840837"],"apc_list":null,"apc_paid":null,"fwci":0.7734,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.73628827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"247","last_page":"254"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8658499717712402},{"id":"https://openalex.org/keywords/chipset","display_name":"Chipset","score":0.6758343577384949},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.5582486987113953},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5452648997306824},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5205401182174683},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5074118971824646},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4724683463573456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4489971697330475},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4220184087753296},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3510696589946747},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3352290987968445},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24398726224899292},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.14099135994911194}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8658499717712402},{"id":"https://openalex.org/C73431340","wikidata":"https://www.wikidata.org/wiki/Q182656","display_name":"Chipset","level":3,"score":0.6758343577384949},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.5582486987113953},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5452648997306824},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5205401182174683},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5074118971824646},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4724683463573456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4489971697330475},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4220184087753296},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3510696589946747},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3352290987968445},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24398726224899292},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.14099135994911194},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/1065944.1065977","is_oa":false,"landing_page_url":"https://doi.org/10.1145/1065944.1065977","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W73255814","https://openalex.org/W1855434625","https://openalex.org/W1937228913","https://openalex.org/W2081644593","https://openalex.org/W2105032049","https://openalex.org/W2108685777","https://openalex.org/W2126815574","https://openalex.org/W2128821192","https://openalex.org/W2135673469","https://openalex.org/W2145021036","https://openalex.org/W2155010932","https://openalex.org/W2171483064"],"related_works":["https://openalex.org/W1977539175","https://openalex.org/W2008368885","https://openalex.org/W2014530133","https://openalex.org/W2145592252","https://openalex.org/W2118508246","https://openalex.org/W2407815036","https://openalex.org/W4255008187","https://openalex.org/W4250205214","https://openalex.org/W2036306661","https://openalex.org/W2143087414"],"abstract_inverted_index":{"Inspired":[0],"by":[1],"recent":[2],"advances":[3],"in":[4,54],"microprocessor":[5],"performance":[6,22,26,42],"monitors,":[7],"this":[8],"paper":[9],"shows":[10],"how":[11,73],"a":[12,68],"shared-memory":[13,45],"multiprocessor":[14],"chipset":[15],"and":[16],"interconnect":[17],"can":[18,75],"be":[19],"equipped":[20],"with":[21,28],"monitors":[23,39,59],"that":[24,88],"associate":[25],"events":[27],"the":[29,32,77,82,85,90,94],"PCs":[30],"of":[31,44,52,84,93],"individual":[33],"instructions":[34,53],"causing":[35],"these":[36],"events.":[37],"Such":[38],"greatly":[40],"simplify":[41],"debugging":[43],"programs---for":[46],"example,":[47],"they":[48,74],"make":[49],"finding":[50],"pairs":[51],"false":[55],"sharing":[56],"straightforward.":[57],"These":[58],"also":[60],"enable":[61],"precise":[62],"feedback-directed":[63],"compiler":[64],"optimizations":[65],"and,":[66],"as":[67],"second":[69],"contribution,":[70],"we":[71],"show":[72,98],"guide":[76],"code":[78],"generator":[79],"to":[80,100],"use":[81,92],"version":[83],"load":[86],"instruction":[87],"makes":[89],"best":[91],"coherence":[95,103],"protocol.":[96],"Experiments":[97],"up":[99],"almost":[101],"10%":[102],"traffic":[104],"reduction":[105],"on":[106],"SPLASH2":[107],"applications.":[108]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}